AT45DB321E datasheet(15/70 Pages) DIALOG

15 / 70 page

AT45DB321E

8784L–DFLASH–3/2019

6.10

Chip Erase

The Chip Erase command allows the entire main memory array to be erased can be erased at one time.

To execute the Chip Erase command, a 4-byte command sequence of C7h, 94h, 80h, and 9Ah must be clocked into the

device. Since the entire memory array is to be erased, no address bytes need to be clocked into the device, and any data

clocked in after the opcode will be ignored. After the last bit of the opcode sequence has been clocked in, the CS pin

must be deasserted to start the erase process. The erase operation is internally self-timed and should take place in a

time of t

CE. During this time, the RDY/BUSY bit in the Status Register will indicate that the device is busy.

The Chip Erase command will not affect sectors that are protected or locked down; the contents of those sectors will

remain unchanged. Only those sectors that are not protected or locked down will be erased.

The WP pin can be asserted while the device is erasing, but protection will not be activated until the internal erase cycle

completes.

The device also incorporates an intelligent algorithm that can detect when a byte location fails to erase properly. If an

erase error arises, it will be indicated by the EPE bit in the Status Register.

Table 6-3.

Chip Erase Command

Figure 6-1.

Chip Erase

6.11

Program/Erase Suspend(1)

In some code and data storage applications, it may not be possible for the system to wait the milliseconds required for

the Flash memory to complete a program or erase cycle. The Program/Erase Suspend command allows a program or

erase operation in progress to a particular 64KB sector of the main memory array to be suspended so that other device

operations can be performed.

•

PA12/

A21

PA11/

A20

PA10/

A19

PA9/

A18

PA8/

A17

PA7/

A16

PA6/

A15

PA5/

A14

PA4/

A13

PA3/

A12

PA2/

A11

PA1/

A10

PA0/

Sector

Command

Byte 1

Byte 2

Byte 3

Byte 4

Chip Erase

C7h

94h

80h

9Ah

C7h

94h

80h

9Ah

Each transition represents eight bits

AT45DB321E bảng dữ liệu(PDF) 15 Page - Dialog Semiconductor

AT45DB321E bảng dữ liệu(HTML) 15 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL