AT25SF641 datasheet(38/76 Pages) DIALOG

38 / 76 page

AT25SF641

DS-25SF641–111E–3/2018

7.21

Erase / Program Suspend (75h)

The Erase/Program Suspend instruction allows the system to interrupt a Block Erase operation or a Page Program,

Quad Data Input Page Program, Quad Page Program operation.

Erase Suspend is valid only during the Block erase operation. The Write Status Register-1 (01h), Write Status Register-

2 (31h) instruction and Erase instructions (20h, 52h, D8h, C7h, 60h) are not allowed during Erase Suspend. During the

Chip Erase operation, the Erase Suspend instruction is ignored.

Program Suspend is valid only during the Page Program, Quad Data Input Page Program or Quad Page Program

operation. The Write Status Register-1(01h), Write Status Register-2 (31h) instruction and Program instructions (02h

and 33h) and Erase instructions (20h, 52h, D8h, C7h and 60h) are not allowed during Program Suspend.

The Erase/Program Suspend instruction “75h” will be accepted by the device only if the SUS bit in the Status Register

equals to 0 and the BUSY bit equals to 1 while a Block Erase or a Page Program operation is on-going. If the SUS bit

equals to 1 or the BUSY bit equals to 0, the Suspend instruction will be ignored by the device. A maximum of time of

SUS (See Section 8.7, AC Electrical Characteristics) is required to suspend the erase or program operation. After

Erase/Program Suspend, the SUS bit in the Status Register will be set from 0 to 1 immediately and The BUSY bit in the

Status Register will be cleared from 1 to 0 within “t

SUS”. For a previously resumed Erase/Program operation, it is also

required that the Suspend instruction “75h” is not issued earlier than a minimum of time of t

SUS following the preceding

Resume instruction “7Ah”.

Unexpected power off during the Erase/Program suspend state resets the device and release the suspend state. SUS

bit in the Status Register also resets to 0. The data within the page or block that was being suspended may become

corrupted. It is recommended for the user to implement system design techniques against the accidental power

interruption and preserve data integrity during erase/program suspend state. (Please refer to Figure 7-33 and Figure 7-

34).

Figure 7-33. Erase Suspend instruction (SPI Mode)

AT25SF641 bảng dữ liệu(PDF) 38 Page - Dialog Semiconductor