| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPF7100BVBA2ES bảng dữ liệu(PDF) 31 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPF7100BVBA2ES bảng dữ liệu(HTML) 31 Page - NXP Semiconductors |
|
31 / 125 page ![]() NXP Semiconductors PF7100 7-channel power management integrated circuit for high performance applications PF7100 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 4 — 9 March 2021 31 / 125 aaa-028056 120 µs GRP3_DLY 120 µs GRP2_DLY 120 µs GRP1_DLY 10 µs PWRON PDWN_GRP1 GPR1_DLY = 120 µs SW1 LDO1 RESETBMCU_DLY = 10 µS PDWN_GRP2 GPR2_DLY = 120 µs SW2 SW3 SW4 PDWN_GRP3 GPR3_DLY = 120 µs LDO2 NA PDWN_GRP4 LDO2 SW2 SW3 SW4 RESETBMCU SW1 LDO1 Figure 11. Group power down sequence example 14.6.2.3 Power down delay After a power down sequence is started, the PWRON pin is masked until the sequence is finished and the programmable power down delay is reached, the device can then power up again if a power up event is present. The power down delay time can be programed on OTP via the OTP_PD_SEQ_DLY[1:0] bits. Table 23. Power down delay selection OTP_PD_SEQ_DLY[1:0] Delay after power down sequence 00 No delay 01 1.5 ms 10 5.0 ms 11 10 ms |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |