công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SC3200 bảng dữ liệu(PDF) 147 Page - Advanced Micro Devices

tên linh kiện SC3200
Giải thích chi tiết về linh kiện  AMD GEODE-TM SC3200 PROCESSOR
PDF  447 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AMD [Advanced Micro Devices]
Trang chủ  http://www.amd.com
Logo AMD - Advanced Micro Devices

SC3200 bảng dữ liệu(HTML) 147 Page - Advanced Micro Devices

Back Button SC3200 Datasheet HTML 143Page - Advanced Micro Devices SC3200 Datasheet HTML 144Page - Advanced Micro Devices SC3200 Datasheet HTML 145Page - Advanced Micro Devices SC3200 Datasheet HTML 146Page - Advanced Micro Devices SC3200 Datasheet HTML 147Page - Advanced Micro Devices SC3200 Datasheet HTML 148Page - Advanced Micro Devices SC3200 Datasheet HTML 149Page - Advanced Micro Devices SC3200 Datasheet HTML 150Page - Advanced Micro Devices SC3200 Datasheet HTML 151Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 447 page
background image
AMD Geode™ SC3200 Processor Data Book
147
SuperI/O Module
Revision 5.1
5.8.2
UART Functionality (SP1 and SP2)
Both SP1 and SP2 provide UART functionality. The generic
SP1 and SP2 support serial data communication with
remote peripheral device or modem using a wired inter-
face. The functional blocks can function as a standard
16450, 16550, or as an Extended UART.
5.8.2.1
UART Mode Register Bank Overview
Four register banks, each containing eight registers, control
UART operation. All registers use the same 8-byte address
space to indicate offsets 00h through 07h. The BSR regis-
ter selects the active bank and is common to all banks. See
Figure 5-18.
5.8.2.2
SP1 and SP2 Register and Bit Maps for UART
Functionality
The tables in this subsection provide register and bit maps
for Banks 0 through 3.
Figure 5-18. UART Mode Register Bank
Architecture
Bank 0
Bank 1
Bank 2
Bank 3
Offset 07h
Offset 06h
Offset 05h
Offset 04h
LCR/BSR
Offset 02h
Offset 01h
Offset 00h
Common
Register
Throughout
All Banks
16550 Banks
Table 5-37. Bank 0 Register Map
Offset
Type
Name
00h
RO
RXD. Receiver Data Port
W
TXD. Transmitter Data Port
01h
R/W
IER. Interrupt Enable
02h
RO
EIR. Event Identification (Read Cycles)
R/W
FCR. FIFO Control (Write Cycles)
03h
W
LCR1. Line Control
R/W
BSR1.Bank Select
04h
R/W
MCR. Modem/Mode Control
05h
R/W
LSR. Link Status
06h
R/W
MSR. Modem Status
07h
R/W
SPR. Scratchpad
R/W
ASCR. Auxiliary Status and Control
1.
When bit 7 of this register is set to 1, bits [6:0] of BSR select the bank, as shown in Table 5-38.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com