SC3200 datasheet(107/447 Pages) AMD

107 / 447 page

AMD Geode™ SC3200 Processor Data Book

107

SuperI/O Module

Revision 5.1

5.2

Module Architecture

The SIO module comprises a collection of generic func-

tional blocks. Each functional block is described in detail

later in this chapter. The beginning of this chapter

describes the SIO structure and provides all device specific

information, including special implementation of generic

blocks, system interface and device configuration.

The SIO module is based on eight logical devices, the host

interface, and a central configuration register set, all built

around a central, internal 8-bit bus.

The host interface serves as a bridge between the external

ISA interface and the internal bus. It supports 8-bit I/O

read, 8-bit I/O write and 8-bit DMA transactions, as defined

in Personal Computer Bus Standard P996.

The central configuration register set supports ACPI com-

pliant PnP configuration. The configuration registers are

structured as a subset of the Plug and Play Standard Reg-

isters, defined in Appendix A of the Plug and Play ISA

Specification Version 1.0a by Intel and Microsoft®. All sys-

tem resources assigned to the functional blocks (I/O

address space, DMA channels and IRQ lines) are config-

ured in, and managed by, the central configuration register

set. In addition, some function-specific parameters are con-

figurable through this unit and distributed to the functional

blocks through special control signals.

The source of the device internal clocks is the 48 MHz

clock signal or through the 32.768 KHz crystal with an

internal frequency multiplier. RTC operates on a 32 KHz

clock.

Figure 5-2. Detailed SIO Block Diagram

SIN1

SOUT1

Parallel

Serial

Port 1

and Control

Registers

System

Wakeup

Port

DACK0-3

DRQ0-3

Host

IRQ1-12,14-15

SIN2

SOUT2

RTS2#

DTR2#/BOUT2

CTS2

Serial

Port 2

Configuration

Infrared

Interface

Real-Time Clock (RTC)

IOCHRDY

IOWR#

IORD#

AEN

ZWS#

ACCESS.

AB1C

AB1D

AB2C

AB2D

ACK#

AFD#/DSTRB#

BUSY/WAIT#

ERR#

INIT#

PD[7:0]

SLCT

SLIN#/ASTRB#

STB#/WRITE#

DTR#/BOUT1

Internal

Internal Signals

Internal

RI2#

DCD2#

DSR2#

bus 1

ACCESS.

bus 2

Signal

Communication

Port/Serial Port 3

Signals

SC3200 bảng dữ liệu(PDF) 107 Page - Advanced Micro Devices

SC3200 bảng dữ liệu(HTML) 107 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL