SC3200 datasheet(256/447 Pages) AMD

256 / 447 page

256

AMD Geode™ SC3200 Processor Data Book

Core Logic Module - SMI Status and ACPI Registers - Function 1

Revision 5.1

SMI Source is Audio Subsystem. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was caused by the

audio subsystem.

0: No.

1: Yes.

The second level of status is found in F3BAR0+Memory Offset 10h/12h.

SMI Source is Power Management Event. (Read Only, Read Does Not Clear) Indicates whether or not an SMI was

caused by one of the power management resources (except for GP timers, UDEFx and PCI/ISA function traps which are

reported in bit 9).

0: No.

1: Yes.

The next level (second level) of SMI status is at F0 Index 84h/F4h-87h/F7h.

Offset 04h-05h

Second Level General Traps & Timers

Reset Value: 0000h

PME/SMI Status Mirror Register (RO)

The bits in this register contain second level status reporting. Top level status is reported at F1BAR0+I/O Offset 00h/02h[9].

Reading this register does not clear the SMI. For more information, see F1BAR0+I/O Offset 06h.

15:6

Reserved.

PCI/ISA Function Trap. Indicates whether or not an SMI was caused by a trapped PCI/ISA configuration cycle.

0: No.

1: Yes.

To enable SMI generation for:

— Trapped access to ISA Legacy I/O register space set F0 Index 41h[0] = 1.

— Trapped access to F1 register space set F0 Index 41h[1] = 1.

— Trapped access to F2 register space set F0 Index 41h[2] = 1.

— Trapped access to F3 register space set F0 Index 41h[3] = 1.

— Trapped access to F4 register space set F0 Index 41h[4] = 1.

— Trapped access to F5 register space set F0 Index 41h[5] = 1.

SMI Source is Trapped Access to User Defined Device 3. Indicates whether or not an SMI was caused by a trapped I/O

or memory access to the User Defined Device 3 (F0 Index C8h).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 82h[6] = 1.

SMI Source is Trapped Access to User Defined Device 2. Indicates whether or not an SMI was caused by a trapped I/O

or memory access to the User Defined Device 2 (F0 Index C4h).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 82h[5] = 1.

SMI Source is Trapped Access to User Defined Device 1. Indicates whether or not an SMI was caused by a trapped I/O

or memory access to the User Defined Device 1 (F0 Index C0h).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 82h[4] = 1.

SMI Source is Expired General Purpose Timer 2. Indicates whether or not an SMI was caused by the expiration of Gen-

eral Purpose Timer 2 (F0 Index 8Ah).

0: No.

1: Yes.

To enable SMI generation, set F0 Index 83h[1] = 1.

Table 6-33. F1BAR0+I/O Offset: SMI Status Registers (Continued)

Bit

Description

SC3200 bảng dữ liệu(PDF) 256 Page - Advanced Micro Devices

SC3200 bảng dữ liệu(HTML) 256 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL