SH7706 datasheet(39/709 Pages) RENESAS

39 / 709 page

Rev. 4.00, 03/04, page xxxix of xlvi

Figure 22.8 Sleep to Power-On Reset STATUS Output............................................................. 543

Figure 22.9 Sleep to Manual Reset STATUS Output ................................................................. 543

Figure 22.10 Hardware Standby Mode (When CA Goes Low in Normal Operation) ............... 545

Figure 22.11 Hardware Standby Mode Timing

(When CA Goes Low during WDT Operation on Standby Mode Cancellation) .. 546

Power-On Sequence...................................................................................................................... 570

Section 24 Electrical Characteristics

Figure 24.1 EXTAL Clock Input Timing ................................................................................... 576

Figure 24.2 CKIO Clock Input Timing....................................................................................... 576

Figure 24.3 CKIO Clock Output Timing .................................................................................... 576

Figure 24.4 Power-On Oscillation Settling Time ....................................................................... 577

Figure 24.5 Oscillation Settling Time at Standby Return (Return by Reset).............................. 577

Figure 24.6 Oscillation Settling Time at Standby Return (Return by NMI) ............................... 577

Figure 24.7 Oscillation Settling Time at Standby Return (Return by IRQ or IRL) ................... 578

Figure 24.8 PLL Synchronization Settling Time by Reset or

NMI at the returning from Standby mode (Return by Reset or NMI)..................... 578

Figure 24.9 PLL Synchronization Settling Time at the returning from Standby mode

(Return by IRQ/IRL Interrupt)................................................................................. 579

Figure 24.10 PLL Synchronization Settling Time when Frequency Multiplication

Rate Modified ....................................................................................................... 579

Figure 24.11 Reset Input Timing ................................................................................................ 581

Figure 24.12 Interrupt Signal Input Timing................................................................................ 581

Figure 24.13

IRQOUT Timing ...................................................................................................581

Figure 24.14 Bus Release Timing............................................................................................... 582

Figure 24.15 Pin Drive Timing at Standby ................................................................................. 582

Figure 24.16 Basic Bus Cycle (No Wait) ................................................................................... 585

Figure 24.17 Basic Bus Cycle (One Wait).................................................................................. 586

Figure 24.18 Basic Bus Cycle (External Wait)........................................................................... 587

Figure 24.19 Burst ROM Bus Cycle (No Wait).......................................................................... 588

Figure 24.20 Burst ROM Bus Cycle (Two Waits)...................................................................... 589

Figure 24.21 Burst ROM Bus Cycle (External Wait) ................................................................. 590

Figure 24.22 Synchronous DRAM Read Bus Cycle (RCD

= 0, CAS Latency = 1, TPC = 0)....591

Figure 24.23 Synchronous DRAM Read Bus Cycle (RCD

= 2, CAS Latency = 2, TPC = 1)....592

Figure 24.24 Synchronous DRAM Read Bus Cycle (Burst Read (Single Read

× 4),

RCD

= 0, CAS Latency = 1, TPC = 1)...................................................................593

Figure 24.25 Synchronous DRAM Read Bus Cycle (Burst Read (Single Read

× 4),

RCD

= 1, CAS Latency = 3, TPC = 0)...................................................................594

Figure 24.26 Synchronous DRAM Write Bus Cycle (RCD

= 0, TPC = 0, TRWL = 0).............595

Figure 24.27 Synchronous DRAM Write Bus Cycle (RCD

= 2, TPC = 1, TRWL = 1).............596

Figure 24.28 Synchronous DRAM Write Bus Cycle (Burst Mode (Single Write

× 4),

RCD

= 0, TPC = 1, TRWL = 0).............................................................................597

SH7706 bảng dữ liệu(PDF) 39 Page - Renesas Technology Corp

SH7706 bảng dữ liệu(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL