EDSTRG44PLCC datasheet(32/78 Pages) TI

32 / 78 page

TIMING CONVENTIONS

1–24

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs

at another specified input terminal.

NOTES:

1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit

operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is assured.

2. The hold time can have a negative value in which case the minimum limit defines the longest interval (between the release

of the signal and the active transition) for which correct operation of the digital circuit is assured.

Example symbology:

Classified

Description

th(EH-A)

Hold time, address, R / W and OCF from EDS, CSE1, CSE2, CSH1, CSH2,

CSH3, and CSPF high

th(EH-D)W

Hold time, write data time from EDS high

th(EH-D)R

Hold time, read time from EDS high

th(SCH-WT)

Hold time, WAIT time from SYSCLK high

th(AN)

Hold time, analog input from start of conversion

NOTE: The from-to sequence in the order of subscripts in the unclassified form is maintained in the classified form. In the case of hold times,

this causes the order to seem reversed from what would be suggested by the terms.

pulse duration (width)

The time interval between the specified reference points on the leading and trailing edges of the pulse

waveform.

Example symbology:

Classified

Description

tw(CI)

Pulse duration, XTAL2 / CLKIN

tw(PGM)B

Pulse duration, programming signal to ensure valid data is stored (byte mode)

tw(PGM)AR

Pulse duration, programming signal to ensure valid data is stored (array mode)

tw(EPGM)

Pulse duration, programming signal

tw(SCL)

Pulse duration, SYSCLK low

tw(SCH)

Pulse duration, SYSCLK high

tw(SCCL)

Pulse duration, SCICLK low

tw(SCCH)

Pulse duration, SCICLK high

tw(SPCL)

Pulse duration, SPICLK low

tw(SPCH)

Pulse duration, SPICLK high

tw(S)

Pulse duration, sample time per kilohm of source impedance

Pulse duration, EDS, CSE1, CSE2, CSH1, CSH2, CSH3, and CSPF low

EDSTRG44PLCC bảng dữ liệu(PDF) 32 Page - Texas Instruments

EDSTRG44PLCC bảng dữ liệu(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

bảng dữ liệu tải về

Link URL