MCP3461RT-ESLASHST datasheet(43/118 Pages) MICROCHIP

43 / 118 page

 2020-2021 Microchip Technology Inc.

DS20006404C-page 43

MCP3461/2/4R

The default value of the bit stream after a Reset or a

power-up is ‘0011’; it is equivalent to a 0V input for the

ADC. After each ADC Reset and Restart (see

Section 5.16 “A/D Conversion Automatic Reset and

Restart Feature”), the bit stream output is also reset

and restarted, and the IRQ/MDAT is kept equal to logic

high during the two MCLK clock periods needed for the

synchronization. After these two clock periods, the bit

stream will be provided on the IRQ/MDAT pin and the

first value will be the default value.

FIGURE 5-3:

MDAT Serial Outputs

Depending on the Modulator Output Code.

5.4.3

BOOST MODES

The Delta-Sigma modulator includes a programmable

biasing circuit in order to further adjust the power

consumption to the sampling speed applied through the

MCLK. This can be programmed through the

BOOST[1:0] bits in the CONFIG2 register. The different

BOOST settings are applied to the entire modulator

circuit, including the voltage reference buffers. The

settings of the BOOST[1:0] bits are described in

Table 5-5.

The maximum achievable Analog Master Clock

(AMCLK) speed, the maximum sampling frequency

(DMCLK) and the maximum achievable data rate

(DRCLK) are highly dependent on the BOOST[1:0] and

GAIN[2:0] bits setting. A higher BOOST setting allows

the circuit’s bandwidth to be increased and allows a

higher analog master clock rate, which will then

increase the baseband of the input signals to be

converted. The digital gain (which is enabled at 32x

and 64x gains) has no influence on the achievable

bandwidth.

A typical dependency of the bandwidth depending on

the gain for each BOOST setting combination is shown

from Figure 2-35 to Figure 2-38. Typically, a larger gain

setting requires a higher BOOST setting in order to

achieve the same bandwidth performance.

Figure 2-43 shows the behavior of the achievable

bandwidth at BOOST = 1x with AVDD corner cases.

Since the BOOST settings vary, the internal slew rate

of the modulator components, using a lower VREF

value, will improve the bandwidth if low BOOST

settings are used and show a bandwidth behavior that

is too limited.

TABLE 5-4:

DELTA-SIGMA MODULATOR

OUTPUT BIT STREAM CODING

COMP[3:0]

Code

Modulator

Output Code

(Decimal)

MDAT

Serial

Stream

Equivalent

VREF

Voltage

1111

+VREF

0111

+VREF/2

0011

0001

-1

0001

-VREF/2

0000

-2

0000

-VREF

AMCLK

tDOMDAT

MDAT

(code = +2)

MDAT

(code = +1)

MDAT

(code = 0)

MDAT

(code = -1)

MDAT

(code = -2)

COMP[3]

C OMP[2]

COMP[1]

C OMP[0]

tDOMDAT tDOMDAT tDOMDAT tDOMDAT

TABLE 5-5:

BOOST SETTINGS

DESCRIPTION

BOOST[1:0]

Bias Current

x0.5

x0.66

x1 (default)

MCP3461RT-E/ST bảng dữ liệu(PDF) 43 Page - Microchip Technology

MCP3461RT-E/ST bảng dữ liệu(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL