NAND01GR3B datasheet(34/64 Pages) STMICROELECTRONICS

34 / 64 page

Device operations

NAND01G-B, NAND02G-B

34/64

6.8.4

Cache Program Error Bit (SR1)

The Cache Program Error bit can be used to identify if the previous page (page N-1) has

been successfully programmed or not in a Cache Program operation. SR1 is set to ’1’ when

the Cache Program operation has failed to program the previous page (page N-1) correctly.

If SR1 is set to ‘0’ the operation has completed successfully.

The Cache Program Error bit is only valid during Cache Program operations, during other

operations it is Don’t Care.

6.8.5

Error Bit (SR0)

The Error bit is used to identify if any errors have been detected by the P/E/R Controller. The

Error Bit is set to ’1’ when a program or erase operation has failed to write the correct data to

the memory. If the Error Bit is set to ‘0’ the operation has completed successfully. The Error

Bit SR0, in a Cache Program operation, indicates a failure on Page N.

6.8.6

SR4, SR3 and SR2 are Reserved

Table 13.

Status Register Bits

Bit

Name

Logic Level

Definition

SR7

Write Protection

'1'

Not Protected

'0'

Protected

SR6(1)

Program/ Erase/ Read

Controller

'1'

P/E/R C inactive, device ready

'0'

P/E/R C active, device busy

Cache Ready/Busy

'1'

Cache Register ready (Cache Program only)

'0'

Cache Register busy (Cache Program only)

SR5

Program/ Erase/ Read

Controller(2)

'1'

P/E/R C inactive, device ready

'0'

P/E/R C active, device busy

SR4, SR3, SR2

Reserved

Don’t Care

SR1

Cache Program Error(3)

'1'

Page N-1 failed in Cache Program operation

'0'

Page N-1 programmed successfully

SR0(1)

Generic Error

‘1’

Error – operation failed

‘0’

No Error – operation successful

Cache Program Error

‘1’

Page N failed in Cache Program operation

‘0’

Page N programmed successfully

The SR6 bit and SR0 bit have a different meaning during Cache Program and Cache Read operations.

Only valid for Cache Program operations, for other operations it is same as SR6.

Only valid for Cache Program operations, for other operations it is Don’t Care.

NAND01GR3B bảng dữ liệu(PDF) 34 Page - STMicroelectronics

NAND01GR3B bảng dữ liệu(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL