MSP430F2002 datasheet(9/80 Pages) TI

9 / 80 page

MSP430x20x1, MSP430x20x2, MSP430x20x3

MIXED SIGNAL MICROCONTROLLER

SLAS491A − AUGUST 2005 − REVISED OCTOBER 2005

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Terminal Functions, MSP430x20x2 (Continued)

TERMINAL

NAME

PW, or N

RSA

I/O

DESCRIPTION

NAME

NO.

I/O

DESCRIPTION

DVCC

Digital supply voltage

AVCC

Analog supply voltage

DVSS

Digital ground reference

AVSS

Analog ground reference

QFN Pad

Package

Pad

QFN package pad connection to VSS recommended.

† TDO or TDI is selected via JTAG instruction.

NOTE: If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection

to this pad after reset.

Terminal Functions, MSP430x20x3

TERMINAL

NAME

PW, or N

RSA

I/O

DESCRIPTION

NAME

NO.

I/O

DESCRIPTION

P1.0/TACLK/ACLK/A0+

I/O

General-purpose digital I/O pin

Timer_A, clock signal TACLK input

ACLK signal ouput

SD16_A positive analog input A0

P1.1/TA0/A0−/A4+

I/O

General-purpose digital I/O pin

Timer_A, capture: CCI0A input, compare: Out0 output

SD16_A negative analog input A0

SD16_A positive analog input A4

P1.2/TA1/A1+/A4−

I/O

General-purpose digital I/O pin

Timer_A, capture: CCI1A input, compare: Out1 output

SD16_A positive analog input A1

SD16_A negative analog input A4

P1.3/VREF/A1−

I/O

General-purpose digital I/O pin

Input for an external reference voltage/internal reference voltage output

(can be used as mid-voltage)

SD16_A negative analog input A1

P1.4/SMCLK/A2+/TCK

I/O

General-purpose digital I/O pin

SMCLK signal output

SD16_A positive analog input A2

JTAG test clock, input terminal for device programming and test

P1.5/TA0/A2−/SCLK/TMS

I/O

General-purpose digital I/O pin

Timer_A, compare: Out0 output

SD16_A negative analog input A2

USI: external clock input in SPI or I2C mode; clock output in SPI mode

JTAG test mode select, input terminal for device programming and test

P1.6/TA1/A3+/SDO/SCL/TDI/TCLK

I/O

General-purpose digital I/O pin

Timer_A, capture: CCI1B input, compare: Out1 output

SD16_A positive analog input A3

USI: Data output in SPI mode; I2C clock in I2C mode

JTAG test data input or test clock input during programming and test

P1.7/A3−/SDI/SDA/TDO/TDI†

I/O

General-purpose digital I/O pin

SD16_A negative analog input A3

USI: Data input in SPI mode; I2C data in I2C mode

JTAG test data output terminal or test data input during programming and

test

MSP430F2002 bảng dữ liệu(PDF) 9 Page - Texas Instruments

MSP430F2002 bảng dữ liệu(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL