| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AX88852 bảng dữ liệu(PDF) 14 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88852 bảng dữ liệu(HTML) 14 Page - ASIX Electronics Corporation |
|
14 / 39 page ![]() AX88850 PRELIMINARY ASIX ELECTRONICS CORPORATION 14 2.2 MII interface ( two individual MII ports ) Signal Name Type Pin No. Description TX_ER (share) O/ML 92 Transmit Error : TX_ER is transition synchronously with respect to the rising edge of TX_CLK . Asserted high when a code violation is request to be send TXD[3:0] (share) O/ML 97-94 Transmit Data : TXD[3:0] is transition synchronously with respect to the rising edge of TX_CLK. For each TX_CLK period in which TX_EN is asserted, TXD[3:0] are accepted for transmission by the PHY. TX_EN[0] TX_EN[1] O/L O/L 82 98 Transmit Enable : TX_EN is transition synchronously with respect to the rising edge of TX_CLK. TX_EN indicates that the port is presenting nibbles on TXD [3:0] for transmission. RXD[0][3:0] RXD[1][3:0] I/PU I/PU 86-83 102-99 Receive Data : RXD [3:0] is driven by the PHY synchronously with respect to RX_CLK. RX_ER[0] RX_ER[1] I/PD I/PD 87 104 Receive Error : RX_ER ,is driven by PHY and synchronous to RX_CLK, is asserted for one or more RX_CLK periods to indicate to the port that an error has detected. RX_CLK[0] RX_CLK[1] I I 88 105 Receive Clock : RX_CLK is a continuous clock that provides the timing reference for the transfer of the RX_DV,RXD [3:0] and RX_ER signals from the PHY to the MII port of the repeater. RX_DV[0] RX_DV[1] I/PD I/PD 89 106 Receive Data Valid : RX_DV is driven by the PHY synchronously with respect to RX_CLK. Asserted high when valid data is present on RXD [3:1]. CRS[0] CRS[1] I/PD I/PD 90 107 Carrier Sense : Asynchronous signal CRS is asserted by the PHY when either the transmit or receive medium is non-idle. COL (share) O/ML 91 Collision Signal :This pin indicates collision(s) , that occurred at the collision domain of the hub, to MII interface devices. Both the MII port use this signal commonly. OPT0 OPT1 I/PU I/PU 81 108 Option for external device type : Default ‘high’ is for PHY type device. Otherwise, ‘low’ for MAC type device. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |