ATM90E32AS-AU-R datasheet(48/84 Pages) ATMEL

48 / 84 page

M90E32AS [Datasheet]

Atmel-46003B-SE-M90E32AS-Datasheet_02122015

5.3

LOW-POWER MODES REGISTERS

5.3.1

DETECTION MODE REGISTERS

Current Detection register latching scheme is:

When any of the 4 current detection registers (0x10 - 0x13) were programmed, all the 4 current detection registers (includ-

ing the registers that not being programmed) will be automatically latched into the current detector's internal configuration

latches at the same time. Those latched configuration values are not subject to digital reset signals and will be kept in all

the 4 power modes. The power up value of those latches is not deterministic, so user needs to program the current detec-

tion registers to update.

Figure-21 Current Detection Register Latching Scheme

DetectCtrl

Current Detect Control

Address: 10H

Type: Read/Write

Default Value: xxxxH

Bit

Name

Description

15:7

Must be written ‘3’.

DetCalEn

Detector calibration in Normal mode is enabled if this bit is set. The default written value is ‘0’.

If set, current detectors are enabled and IRQ0/1 are assigned to current detector outputs as if in Detect

mode. The current detector can be calibrated.

5:0

DetectCtrl

Detector power-down, active high:

[5:3]: Power-down for negative detector of channel 3/2/1;

[2:0]: Power-down for positive detector of channel 3/2/1.

The default written value is ‘0’.

0x10

0x11

0x12

0x13

latch

Current detector

update

registers

Current Detector block

ATM90E32AS-AU-R bảng dữ liệu(PDF) 48 Page - ATMEL Corporation

ATM90E32AS-AU-R bảng dữ liệu(HTML) 48 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL