| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STPMIC1 bảng dữ liệu(PDF) 34 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC1 bảng dữ liệu(HTML) 34 Page - STMicroelectronics |
|
34 / 140 page ![]() Figure 42. PWM clock generation Clock synchronization (HP mode)– buck controller integrates phase locked loop (PLL) circuit, that maintains steady-state frequency in CCM phase-locked to reference 2 MHz clock generated by internal oscillator. Each buck has its own reference clock that is shifted from master clock by 90 degree, which minimizes the chance of multiple controllers switching at the same time, and improving EMI performance. Refer to Figure 43. PWM clock synchronisation . Figure 43. PWM clock synchronisation Voltage accuracy (HP mode)- COT controllers are well-known for their excellent transient response but standard implementations usually suffer from a high output load regulation error. To cope with this problem, the STPMIC1 adaptive COT controller also integrates an ACCU loop circuit that fixes the parameters of controller in order to reach the maximum possible accuracy of output voltage for all operating conditions. Refer to Figure 44. Buck block diagram. STPMIC1 Buck converters DS12792 - Rev 7 page 34/140 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |