MAS3506D datasheet(43/52 Pages) MICRONAS

43 / 52 page

PRELIMINARY DATA SHEET

MAS 3506D

Micronas

4.6.3.4. I2S Characteristics – SDO

at T = TA, VSUP = 2.7 to 3.6 V, typ. values at TA =27°C, VSUP = 3.0 V, CLKF = 14.725 MHz, duty cycle = 50 %

Fig. 4–18: Serial output

4.6.3.5. Firmware Characteristics

at T = TA, VSUP = 2.7 to 3.6 V, typ. values at TA =27°C, VSUP = 3.0 V, CLKF = 14.725 MHz, duty cycle = 50 %

Symbol

Parameter

Pin Name

Min.

Typ.

Max.

Unit

Test Conditions

tSOCLK

I2S clock output period

SOC

325

48 kHz Stereo

32 bit/sample

tSOISS

I2S wordstrobe delay time

after falling edge of clock

SOC,

SOI

0ns

tSOODC

I2S data delay time after

falling edge of clock

SOC,

SOD

0ns

TSOCLK

TSOISS

TSOODC

SOC

SOI

SOD

Symbol

Parameter

Min.

Typ.

Max.

Unit

Test Conditions

Synchronization Times

tbcsync

Synchronization on Broadcast Channel

216

432

tmpgsync

Synchronization on MPEG bit streams

12..36

fs = 32 kHz, MPEG 2.5

Time constants

tbcloop

Buffer controlled loop time constant (see Fig. 2–

2 on page 8)

step response

tanc

Validity of ancillary data after rising edge of

MPEG-FRAME-SYNC signal

6ms

tSCH

Validity of SCH-data after rising edge of

BC-FRAME-SYNC signal

400

Ranges

PLLRange

Tracking range of sampling clock recovery PLL

−200

200

ppm

MAS3506D bảng dữ liệu(PDF) 43 Page - Micronas

MAS3506D bảng dữ liệu(HTML) 43 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL