ADSP-21486KSWZ-2AB datasheet(32/71 Pages) AD

32 / 71 page

Rev. H

Page 32 of 71

February 2020

ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

SDRAM Interface Timing (166 MHz SDCLK)

The maximum frequency for SDRAM is 166 MHz. For informa-

tion on SDRAM frequency and programming, see the hardware

reference manual, Engineer-to-Engineer Note Interfacing

SDRAM Memories to SHARC Processors (EE-286), and the

SDRAM vendor data sheet.

Table 30. SDRAM Interface Timing

Parameter

Min

Max

Unit

Timing Requirements

tSSDAT

DATA Setup Before SDCLK

0.7

tHSDAT

DATA Hold After SDCLK

1.23

Switching Characteristics

tSDCLK

SDCLK Period

tSDCLKH

SDCLK Width High

2.2

tSDCLKL

SDCLK Width Low

2.2

tDCAD

Command, ADDR, Data Delay After SDCLK

tHCAD

Command, ADDR, Data Hold After SDCLK

tDSDAT

Data Disable After SDCLK

5.3

tENSDAT

Data Enable After SDCLK

0.3

1 Systems should use the SDRAM model with a speed grade higher than the desired SDRAM controller speed. For example, to run the SDRAM controller at 166 MHz the

SDRAM model with a speed grade of 183 MHz or above should be used. See Engineer-to-Engineer Note Interfacing SDRAM Memories to SHARC Processors (EE-286) for

more information on hardware design guidelines for the SDRAM interface.

2 Command pins include: SDCAS, SDRAS, SDWE, MSx, SDA10, SDCKE.

Figure 17. SDRAM Interface Timing

SDCLK

DATA (IN)

DATA (OUT)

COMMAND/ADDR

(OUT)

tSDCLKH

tSDCLKL

tHSDAT

tSSDAT

tHCAD

tDCAD

tENSDAT

tDCAD

tDSDAT

tHCAD

tSDCLK

ADSP-21486KSWZ-2AB bảng dữ liệu(PDF) 32 Page - Analog Devices

ADSP-21486KSWZ-2AB bảng dữ liệu(HTML) 32 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

bảng dữ liệu tải về

Link URL