FS32K112BHTXMLUTR datasheet(74/100 Pages) NXP

74 / 100 page

S21

S19

S17

S15

S16

S17

S18

S22

S20

S18

S13

S14

SAI_BCLK (input)

SAI_FS (output)

SAI_FS (input)

SAI_TXD

SAI_RXD

Figure 24. SAI Timing — Slave modes

6.5.6 Ethernet AC specifications

The following timing specs are defined at the chip I/O pin and must be translated

appropriately to arrive at timing specs/constraints for the physical interface.

The following table describes the MII electrical characteristics.

• Measurements are with maximum output load of 25 pF, input transition of 1 ns and

pad configured with fastest slew settings (DSE = 1'b1).

• I/O operating voltage ranges from 2.97 V to 3.6 V

• While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the

interface should be OFF.

Table 49. MII signal switching specifications

Symbol

Description

Min.

Max.

Unit

—

RXCLK frequency

—

MHz

MII1

RXCLK pulse width high

35%

65%

RXCLK period

MII2

RXCLK pulse width low

35%

65%

RXCLK period

MII3

RXD[3:0], RXDV, RXER to RXCLK setup

—

MII4

RXCLK to RXD[3:0], RXDV, RXER hold

—

TXCLK frequency

—

MHz

MII5

TXCLK pulse width high

35%

65%

TXCLK period

MII6

TXCLK pulse width low

35%

65%

TXCLK period

MII7

TXCLK to TXD[3:0], TXEN, TXER invalid

—

MII8

TXCLK to TXD[3:0], TXEN, TXER valid

—

Communication modules

S32K1xx Data Sheet, Rev. 12, 02/2020

NXP Semiconductors

FS32K112BHTXMLUTR bảng dữ liệu(PDF) 74 Page - NXP Semiconductors

FS32K112BHTXMLUTR bảng dữ liệu(HTML) 74 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

bảng dữ liệu tải về

Link URL