ATXMEGA8E5 datasheet(26/153 Pages) MICROCHIP

26 / 153 page

 2018 Microchip Technology Inc.

Data Sheet Complete

DS40002059A-page 26

ATxmega32E5/16E5/8E5

11. System Clock and Clock options

11.1 Features



Fast start-up time



Safe run-time clock switching



Internal Oscillators:



32MHz run-time calibrated and tuneable oscillator



8MHz calibrated oscillator with 2MHz output option and fast start-up



32.768kHz calibrated oscillator



32kHz Ultra Low Power (ULP) oscillator with 1kHz output



External clock options



0.4 - 16MHz Crystal Oscillator



32kHz crystal oscillator with digital correction



External clock input in selectable pin location



PLL with 20 - 128MHz output frequency



Internal and external clock options and 1 to 31x multiplication



Lock detector



Clock Prescalers with 1x to 2048x division



Fast peripheral clocks running at two and four times the CPU clock frequency



Automatic Run-Time Calibration of the 32MHz internal oscillator



External oscillator and PLL lock failure detection with optional non maskable interrupt

11.2 Overview

AVR XMEGA E5 devices have a flexible clock system supporting a large number of clock sources. It incorporates both

accurate internal oscillators and external crystal oscillator and resonator support. A high-frequency phase locked loop

(PLL) and clock prescalers can be used to generate a wide range of clock frequencies. A calibration feature (DFLL) is avail-

able, and can be used for automatic run-time calibration of the 32MHz internal oscillator to remove frequency drift over

voltage and temperature. An oscillator failure monitor can be enabled to issue a nonmaskable interrupt and switch to the

internal oscillator if the external oscillator or PLL fails.

When a reset occurs, all clock sources except the 32kHz ultra low power oscillator are disabled. After reset, the device will

always start up running from the 2MHz output of the 8MHz internal oscillator. During normal operation, the system clock

source and prescalers can be changed from software at any time.

Figure 11-1 on page 27 presents the principal clock system in the XMEGA E5 family of devices. Not all of the clocks need

to be active at a given time. The clocks for the CPU and peripherals can be stopped using sleep modes and power reduc-

tion registers, as described in “Power Management and Sleep Modes” on page 29.

ATXMEGA8E5 bảng dữ liệu(PDF) 26 Page - Microchip Technology

ATXMEGA8E5 bảng dữ liệu(HTML) 26 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL