USB333X datasheet(69/85 Pages) MICROCHIP

69 / 85 page

 2009 - 2015 Microchip Technology Inc.

DS00001880A-page 69

USB333x

7.1.3.5

USB IO & Power Management

Address = 39-3Bh (read), 39h (write), 3Ah (set), 3Bh (clear)

Field Name

Bit

Access

Default

Description

Reserved

rd/w/s/c

Read only, 0.

SwapDP/DM

rd/w/s/c

When asserted, the DP and DM pins of the USB PHY

are swapped. This bit can be used to prevent crossing

the DP/DM traces on the board. In UART mode, it

swaps the routing to the DP and DM pins. In USB

Audio Mode, it does not affect the SPK_L and SPK_R

pins.

UART RegOutput

3:2

rd/w/s/c

01b

Controls the output voltage of the VBAT to VDD33

regulator in UART mode. When the PHY is switched

from USB mode to UART mode regulator output will

automatically change to the value specified in this

00: 3.3V

01: 3.0V (default)

10: 2.75V

11: 2.5V

Note:

When in USB Audio Mode the regulator will

remain at 3.3V. When using this register it is

recommended that the Link exit UART mode

by using the RESETB pin.

ChargerPullupEnDP

rd/w/s/c

Enables the RCD Pull-up resistor on the DP pin. (The

pull-up is automatically enabled in UART mode)

ChargerPullupEnDM

rd/w/s/c

Enables the RCD Pull-up resistor on the DM pin. (The

pull-up is automatically enabled in UART mode)

USB RegOutput

7:6

rd/w/s/c

00b

Controls the output voltage of the VBAT to VDD33

regulator in USB mode. When the PHY is in

Synchronous Mode, Serial Mode, or Low Power Mode,

the regulator output will be the value specified in this

00: 3.3V (default)

01: 3.0V

10: 2.75V

11: 2.5V

USB333X bảng dữ liệu(PDF) 69 Page - Microchip Technology

USB333X bảng dữ liệu(HTML) 69 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

bảng dữ liệu tải về

Link URL