USB333X datasheet(47/85 Pages) MICROCHIP

47 / 85 page

 2009 - 2015 Microchip Technology Inc.

DS00001880A-page 47

USB333x

Note 1:

An ‘X’ is a do not care and can be either a logic 0 or 1.

The value of VbusValid is defined in Table 5-7.

6.3.1.1

Definition of Linestate

The Linestate information is used to relay information back to the Link on the current status of the USB data lines, DP

and DM. The definition of Linestate changes as the USB333x transitions between LS/FS mode, HS mode, and HS

Chirp.

6.3.1.1.1

LS/FS Linestate Definitions

In LS and FS operating modes the Linestate is defined by the outputs of the LS/FS Single Ended Receivers (SE RX).

The logic thresholds for single ended receivers, VILSE and VILSE are shown in Table 4-6.

Low Speed uses the same Linestate decoding threshold as Full Speed. Low Speed re-defines the Idle state as an inver-

sion of the Full Speed idle to account for the inversion which occurs in the hub repeater path. Linestates are decoded

exactly as in Table 6-4 with the idle as a K state.

6.3.1.1.2

HS Linestate Definition

In HS mode the data transmission is too fast for Linestate to be transmitted with each transition in the data packet. In

HS operation the Linestate is redefined to indicate activity on the USB interface. The Linestate will signal the assertion

and de-assertion of squelch in HS mode.

[5:4]

Rx Event

Encoding

ENCODED UTMI EVENT SIGNALS

VALUE

RXACTIVE

RXERROR

HOSTDISCONNECT

[6]

State of ID

Set to the logic state of the ID pin. A logic low indicates an A device. A logic high

indicates a B device.

[7]

alt_int

Asserted when a non-USB interrupt occurs. This bit is set when an unmasked event

occurs on any bit in the Carkit Interrupt Latch register. The Link must read the Carkit

Interrupt Latch register to determine the source of the interrupt. Section 5.6.1 describes

how a change on the ID pin can generate an interrupt. Section 6.8 describes how an

interrupt can be generated when the RidConversionDone bit is set.

TABLE 6-4:

USB LINESTATE DECODING IN FS AND LS MODE

Linestate[1:0]

DP SE RX

DM SE RX

State

SE0

USB Reset

J (FS idle)

J State

K (LS Idle)

K State

SE1

TABLE 6-5:

USB LINESTATE DECODING IN HS MODE

Linestate[1:0]

DP SE RX

DM SE RX

State

SE0

HS Squelch asserted

HS Squelch de-asserted

Invalid State

SE1

Invalid State

TABLE 6-3:

ULPI RX CMD ENCODING (CONTINUED)

Data[7:0]

Name

Description and Value

USB333X bảng dữ liệu(PDF) 47 Page - Microchip Technology

USB333X bảng dữ liệu(HTML) 47 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

bảng dữ liệu tải về

Link URL