MMA8652FC datasheet(50/65 Pages) NXP

50 / 65 page

MMA8652FC

Sensors

Freescale Semiconductor, Inc.

6.10.6

0x28 PULSE_WIND register (Read/Write)

Bits WIND7 – WIND0 define the maximum interval of time that can elapse after the end of the latency interval, in which the start of

the second pulse event must be detected (provided the device has been configured for double pulse detection). The detected

second pulse width must be shorter than the time limit constraints specified by the PULSE_TMLT register, but the end of the

double pulse need not finish within the time specified by the PULSE_WIND register.

The minimum time step for the pulse window is defined in Table 87 and Table 88. The maximum time is the time step at the ODR,

oversampling mode and LPF filter option multiplied by 255.

Table 85. 0x28: PULSE_WIND Second Pulse Time Window register

Back to Register Address Map

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

WIND7

WIND6

WIND5

WIND4

WIND3

WIND2

WIND1

WIND0

Table 86. PULSE_WIND register

Bit(s)

Field

Description

7–0

WIND[7:0]

Second Pulse Time Window

0000_0000 (default value)

Table 87. Time Step for PULSE Detection window at ODR and Power mode (Reg 0x0F) Pulse_LPF_EN = 1

ODR (Hz)

Max Time Range (s)

Time Step (ms)

Normal

LPLN

HighRes

Normal

LPLN

HighRes

800

0.638

2.5

400

1.276

200

2.56

1.276

2.56

100

5.1

1.276

5.1

10.2

1.276

10.2

12.5

10.2

40.8

1.276

40.8

160

6.25

10.2

40.8

1.276

81.6

160

320

1.56

10.2

40.8

1.276

81.6

160

320

Table 88. Time Step for PULSE Detection window at ODR and Power mode (Reg 0x0F) Pulse_LPF_EN = 0

ODR (Hz)

Max Time Range (s)

Time Step (ms)

Normal

LPLN

HighRes

Normal

LPLN

HighRes

800

0.318

1.25

400

0.318

0.638

1.25

2.5

200

0.638

0.318

1.276

2.5

1.25

100

1.276

0.318

2.56

1.25

2.56

0.318

5.1

1.25

12.5

2.56

10.2

0.318

20.4

1.25

6.25

2.56

10.2

0.318

20.4

1.25

1.56

2.56

10.2

0.318

20.4

1.25

MMA8652FC bảng dữ liệu(PDF) 50 Page - NXP Semiconductors

MMA8652FC bảng dữ liệu(HTML) 50 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL