CS61584A datasheet(8/54 Pages) CIRRUS

8 / 54 page

CS61584A

DS261PP5

DIGITAL CHARACTERISTICS (T

A = -40 to 85 °C; power supply pins within ±5% of nominal.)

Notes: 23. Digital inputs are designed for CMOS logic levels.

24. Digital outputs are TTL compatible and drive CMOS levels into a CMOS load.

SWITCHING CHARACTERISTICS (T

A = -40 to 85 °C; power supply pins within ±5% of nominal;

Inputs: Logic 0 = 0 V, Logic 1 = DV+.)

Notes: 25. The maximum burst rate of a gapped TCLK input clock is 8.192 MHz. For the gapped clock to be

tolerated by the CS61584A, the jitter attenuator must be switched to the transmit path of the line

interface. The maximum gap size that can be tolerated on TCLK is 28 UIp-p.

26. RCLK duty cycle may be outside the specified limits when the jitter attenuator is in the transmit path

and when the jitter attenuator is employing the overflow/underflow protection mechanism.

27. At max load of 50 pF.

Parameter

Symbol

Min

Max

Unit

High-Level Input Voltage

(Note 23)

VIH

(DV+) - 0.5

Low-Level Input Voltage

(Note 23)

VIL

-0.5

High-Level Output Voltage (Iout = -40 µA)

(Note 24)

VOH

(DV+) - 0.3

Low-Level Output Voltage (Iout = 1.6 mA)

(Note 24)

VOL

-0.3

Input Leakage Current (Digital pins except J-TMS and J-TDI)

±10

µA

Parameter

Symbol

Min

Typ

Max

Unit

T1 Clock/Data

TCLK Frequency

(Note 25)

ftclk

-1.544

MHz

TCLK Duty Cycle

tpwh2/tpw2

RCLK Duty Cycle

(Note 26)

tpwh1/tpw1

Rise Time (All Digital Outputs)

(Note 27)

Fall Time (All Digital Outputs)

(Note 27)

RPOS/RNEG (RDATA) to RCLK Rising Setup Time

tsu1

-274

RCLK Rising to RPOS/RNEG (RDATA) Hold Time

th1

-274

TPOS/TNEG (TDATA) to TCLK Falling Setup Time

tsu2

TCLK Falling to TPOS/TNEG (TDATA) Hold Time

th2

E1 Clock/Data

TCLK Frequency

(Note 25)

ftclk

-2.048

MHz

TCLK Duty Cycle

tpwh2/tpw2

RCLK Duty Cycle

(Note 26)

tpwh1/tpw1

Rise Time (All Digital Outputs)

(Note 27)

Fall Time (All Digital Outputs)

(Note 27)

RPOS/RNEG (RDATA) to RCLK Rising Setup Time

tsu1

-194

RCLK Rising to RPOS/RNEG (RDATA) Hold Time

th1

-194

TPOS/TNEG (TDATA) to TCLK Falling Setup Time

tsu2

TCLK Falling to TPOS/TNEG (TDATA) Hold Time

th2

CS61584A

DS261F1

CS61584A bảng dữ liệu(PDF) 8 Page - Cirrus Logic

CS61584A bảng dữ liệu(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

bảng dữ liệu tải về

Link URL