CS42448 datasheet(21/70 Pages) CIRRUS

21 / 70 page

DS648PP2

Notes: 16. After powering up the CS42448, RST should be held low after the power supplies and clocks are settled.

17. See Table 10 on page 46 and Table 11 on page 47 for suggested MCLK frequencies.

18. When operating in TDM interface format, VLS is limited to nominal 2.5 V to 5.0 V operation only.

19. ADC - I²S, Left-Justified, Right-Justified interface formats only. DAC - I²S, Left-Justified, Right-Justified

and Time Division Multiplexed interface formats only.

20. “LRCK” and “SCLK” shall refer to the ADC and DAC left/right clock and serial clock, respectively.

Master Mode

Output Sample Rate (LRCK)

All Speed Modes

MCLK / 256

kHz

LRCK Duty Cycle

SCLK Frequency

64 x Fs

MHz

SCLK Duty Cycle

LRCK Edge to SCLK Rising Edge

tlcks

-5

SCLK Falling Edge to ADC_SDOUT Output Valid

tdpd

-35

DAC_SDIN Setup Time Before SCLK Rising Edge

tds

DAC_SDIN Hold Time After SCLK Rising Edge

tdh1

Parameters (Note 20)

Symbol

Min

Max

Units

ADC_SDOUTx

DAC_SDINx

SCLK

LRCK

MSB

dpd

MSB-1

MSB

MSB-1

lcks

Figure 6. Serial Audio Interface Master Mode Timing

CS42448 bảng dữ liệu(PDF) 21 Page - Cirrus Logic

CS42448 bảng dữ liệu(HTML) 21 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

bảng dữ liệu tải về

Link URL