M37281EKSP datasheet(21/172 Pages) RENESAS

21 / 172 page

Rev.1.01

2003.07.16

page 21 of 170

M37281MAH–XXXSP,M37281MFH–XXXSP,M37281MKH–XXXSP, M37281EKSP

8.3 INTERRUPTS

Interrupts can be caused by 19 different sources consisting of 3 ex-

ternal, 14 internal, 1 software, and reset. Interrupts are vectored in-

terrupts with priorities as shown in Table 8.3.1. Reset is also included

in the table because its operation is similar to an interrupt.

When an interrupt is accepted,

x The contents of the program counter and processor status register

are automatically stored into the stack.

➁ The interrupt disable flag I is set to “1” and the corresponding

interrupt request bit is set to “0.”

➂ The jump destination address stored in the vector address enters

the program counter.

Nothing to stop reset.

Other interrupts are disabled when the interrupt disable flag is set to

“1.”

All interrupts except the BRK instruction interrupt have an interrupt

request bit and an interrupt enable bit. The interrupt request bits are

in interrupt request registers 1 and 2 and the interrupt enable bits are

in interrupt control registers 1 and 2. Figures 8.3.2 to 8.3.6 show the

interrupt-related registers.

Interrupts other than the BRK instruction interrupt and reset are ac-

cepted when the interrupt enable bit is “1,” interrupt request bit is “1,”

and the interrupt disable flag is “0.” The interrupt request bit can be

set to “0” by a program, but not set to “1.” The interrupt enable bit can

be set to “0” and “1” by a program.

Reset is treated as a non-maskable interrupt with the highest priority.

Figure 8.3.1 shows interrupt control.

8.3.1 Interrupt Causes

(1) VSYNC and OSD Interrupts

The VSYNC interrupt is an interrupt request synchronized with

the vertical sync signal.

The OSD interrupt occurs after character block display to the

CRT is completed.

(2) INT1, INT2 External Interrupts

The INT1 and INT2 interrupts are external interrupt inputs, the

system detects that the level of a pin changes from LOW to HIGH

or from HIGH to LOW, and generates an interrupt request. The

input active edge can be selected by bits 3 and 4 of the interrupt

input polarity register (address 021216) : when this bit is “0,” a

change from LOW to HIGH is detected; when it is “1,” a change

from HIGH to LOW is detected. Note that both bits are cleared to

“0” at reset.

(3) Timer 1 to 4 Interrupts

An interrupt is generated by an overflow of timer 1, 2, 3 or 4.

Vector Addresses

FFFF16, FFFE16

FFFD16, FFFC16

FFFB16, FFFA16

FFF916, FFF816

FFF716, FFF616

FFF516, FFF416

FFF316, FFF216

FFF116, FFF016

FFEF16, FFEE16

FFED16, FFEC16

FFEB16, FFEA16

FFE916, FFE816

FFE716, FFE616

FFE516, FFE416

FFE316, FFE216

FFDF16, FFDE16

Interrupt Source

Reset

OSD interrupt

INT1 external interrupt

Data slicer interrupt

Serial I/O interrupt

Timer 4 interrupt

f(XIN)/4096 • SPRITE OSD interrupt

VSYNC interrupt

Timer 3 interrupt

Timer 2 interrupt

Timer 1 interrupt

A-D convertion • INT3 external interrupt

INT2 external interrupt

Multi-master I2C-BUS interface interrupt

Timer 5 • 6 interrupt

BRK instruction interrupt

Remarks

Non-maskable

Active edge selectable

Software switch by software (See note)

Software switch by software (See note)/

When selecting INT3 interrupt, active edge selectable.

Active edge selectable

Software switch by software (See note)

Non-maskable (software interrupt)

Table 8.3.1 Interrupt Vector Addresses and Priority

Priority

Note : Switching a source during a program causes an unnecessary interrupt occurs. Accordingly, set a source at initializing of program.

M37281EKSP bảng dữ liệu(PDF) 21 Page - Renesas Technology Corp

M37281EKSP bảng dữ liệu(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL