LPC47M14X datasheet(166/205 Pages) SMSC

166 / 205 page

SMSC DS – LPC47M14X

Page 166

Rev. 03/19/2001

Table 70 – Serial Port 1, Logical Device 4 [Logical Device Number = 0x04]

NAME

REG INDEX

DEFINITION

STATE

Serial Port 1

Mode Register

Default = 0x00

on VCC POR,

VTR POR and

HARD RESET

0xF0 R/W

Bit[0] MIDI Mode

= 0

MIDI support disabled (default)

= 1

MIDI support enabled

Bit[1] High Speed

= 0

High Speed Disabled(default)

= 1

High Speed Enabled

Bit[6:2] Reserved, set to zero

Bit[7]: Share IRQ

=0 UARTs use different IRQs

=1 UARTs share a common IRQ

See Note 1 below.

Note 1: To properly share and IRQ,

1. Configure UART1 (or UART2) to use the desired IRQ.

2. Configure UART2 (or UART1) to use No IRQ selected.

3. Set the share IRQ bit.

Note:

If both UARTs are configured to use different IRQs and the share IRQ bit is set, then both of the UART IRQs

will assert when either UART generates an interrupt.

UART Interrupt Operation Table

Table 71 – Serial Port 2, Logical Device 5 [Logical Device Number = 0x05]

NAME

REG INDEX

DEFINITION

STATE

Serial Port 2

Mode Register

Default = 0x00

on VCC POR,

VTR POR and

HARD RESET

0xF0 R/W

Bit[0] MIDI Mode

= 0

MIDI support disabled (default)

= 1

MIDI support enabled

Bit[1] High Speed

= 0

High Speed disabled(default)

= 1

High Speed enabled

Bit[4:2] Reserved, set to zero

Bit[5] TXD2_MODE (Note 1)

The inactive state of the TXD2 pin is low.

The inactive state of the TXD2 pin is tristate.

Bits[7:6] Reserved. Set to zero.

LPC47M14X bảng dữ liệu(PDF) 166 Page - SMSC Corporation

LPC47M14X bảng dữ liệu(HTML) 166 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL