PCI6421 datasheet(152/204 Pages) TI

152 / 204 page

7−8

7.12 Interrupt Line Register

The interrupt line register is programmed by the system and indicates to the software which interrupt line the flash

media interface has assigned to it. The default value of this register is FFh, indicating that an interrupt line has not

yet been assigned to the function.

Bit

Name

Interrupt line

Type

Default

Interrupt line

Offset:

3Ch

Type:

Read/Write

Default:

FFh

7.13 Interrupt Pin Register

This register decodes the interrupt select inputs and returns the proper interrupt value based on Table 7−8, indicating

that the flash media interface uses an interrupt. If one of the USE_INTx terminals is asserted, the interrupt select bits

are ignored, and this register returns the interrupt value for the highest priority USE_INTx terminal that is asserted.

If bit 28, the tie-all bit (TIEALL), in the system control register (PCI offset 80h, see Section 4.29) is set to 1, then the

PCI6x21/PCI6x11 controller asserts the USE_INTA input to the flash media controller core. If bit 28 (TIEALL) in the

system control register (PCI offset 80h, see Section 4.29) is set to 0, then none of the USE_INTx inputs are asserted

and the interrupt for the flash media function is selected by the INT_SEL bits in the flash media general control register.

Bit

Name

Interrupt pin

Type

Default

Interrupt pin

Offset:

3Dh

Type:

Read-only

Default:

0Xh

Table 7−8. PCI Interrupt Pin Register

INT_SEL BITS

USE_INTA

INTPIN

01h (INTA)

02h (INTB)

03h (INTC)

04h (INTD)

01h (INTA)

PCI6421 bảng dữ liệu(PDF) 152 Page - Texas Instruments

PCI6421 bảng dữ liệu(HTML) 152 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL