GD25LE64C datasheet(6/79 Pages) GIGADEVICE

6 / 79 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LE64C

Pin Description of WLCSP (2x4 functional ball array) Package

Pin Name

Ball No.

I/O

Description

CS#

Chip Select Input

SO (IO1)

I/O

Data Output (Data Input Output 1)

WP# (IO2)

I/O

Write Protect Input (Data Input Output 2)

VSS

Ground

SI (IO0)

I/O

Data Input (Data Input Output 0)

SCLK

Serial Clock Input

HOLD# (IO3)

I/O

Hold Input (Data Input Output 3)

VCC

Power Supply

Note: CS# must be driven high if chip is not selected. Please don’t leave CS# floating any time after power is on.

Pin Description of WLCSP (4x2 functional ball array) Package

Pin Name

Ball No.

I/O

Description

CS#

Chip Select Input

SO (IO1)

I/O

Data Output (Data Input Output 1)

WP#(IO2)

I/O

Write Protect Input (Data Input Output 2)

VSS

Ground

SI (IO0)

I/O

Data Input (Data Input Output 0)

SCLK

Serial Clock Input

HOLD#(IO3)

I/O

Hold Input (Data Input Output 3)

VCC

Power Supply

Note: CS# must be driven high if chip is not selected. Please don’t leave CS# floating any time after power is on.

TOP VIEW

BOTTOM VIEW

VCC

HOLD#/IO3 SLCK

SI/IO0

CS#

SO/IO1

WP#/IO2

VSS

WLCSP (4x2 functional ball array)

VCC

HOLD#/IO3

SLCK

SI/IO0

CS#

SO/IO1

WP#/IO2

VSS

GD25LE64C bảng dữ liệu(PDF) 6 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LE64C bảng dữ liệu(HTML) 6 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

bảng dữ liệu tải về

Link URL