GD25LE64C datasheet(32/79 Pages) GIGADEVICE

32 / 79 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LE64C

Figure15a. Page Program Sequence Diagram (QPI)

CS#

SCLK

IO0

IO1

IO2

IO3

Command

02H

A23-16 A15-8

A7-0

12 13

Byte1

Byte2

Byte3

Byte255 Byte256

7.15 Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use

Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must

previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The

quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes

and at least one data byte on IO pins.

The command sequence is shown in Figure16. If more than 256 bytes are sent to the device, previously latched data

are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than

256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on

the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in;

otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tPP) is initiated. While the

Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP)

bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At

some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1,

and BP0) is not executed.

GD25LE64C bảng dữ liệu(PDF) 32 Page - GigaDevice Semiconductor (Beijing) Inc.