ESP32 datasheet(18/60 Pages) ESPRESSIF

18 / 60 page

2. Pin Deﬁnitions

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or use the host

MCU’s GPIOs to control the voltage level of these pins when powering on ESP32.

After reset release, the strapping pins work as normal-function pins.

Refer to Table 3 for a detailed boot-mode configuration by strapping pins.

Table 3: Strapping Pins

Voltage of Internal LDO (VDD_SDIO)

Default

3.3 V

1.8 V

MTDI

Pull-down

Booting Mode

Default

SPI Boot

Download Boot

GPIO0

Pull-up

GPIO2

Pull-down

Don’t-care

Enabling/Disabling Debugging Log Print over U0TXD During Booting

Default

U0TXD Toggling

U0TXD Silent

MTDO

Pull-up

Timing of SDIO Slave

Default

Falling-edge Sampling

Falling-edge Output

Falling-edge Sampling

Rising-edge Output

Rising-edge Sampling

Falling-edge Output

Rising-edge Sampling

Rising-edge Output

MTDO

Pull-up

GPIO5

Pull-up

Note:

• Firmware can configure register bits to change the settings of ”Voltage of Internal LDO (VDD_SDIO)” and ”Timing

of SDIO Slave”, after booting.

• For ESP32 chips that contain an embedded flash, users need to note the logic level of MTDI. For example, ESP32-

D2WD contains an embedded flash that operates at 1.8 V, therefore, the MTDI should be pulled high.

The illustration below shows the setup and hold times for the strapping pin before and after the CHIP_PU signal

goes high. Details about the parameters are listed in Table 4.

CHIP_PU

Strapping pin

IL_nRST

Figure 6: Setup and Hold Times for the Strapping Pin

Espressif Systems

ESP32 Datasheet V3.0

ESP32 bảng dữ liệu(PDF) 18 Page - ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.

ESP32 bảng dữ liệu(HTML) 18 Page - ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL