| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
GPC71P080A bảng dữ liệu(PDF) 4 Page - Generalplus Technology Inc. |
|
|
|||||||||||||||||||||||||||||
GPC71P080A bảng dữ liệu(HTML) 4 Page - Generalplus Technology Inc. |
|
4 / 19 page ![]() GPC71PXXXA © Generalplus Technology Inc. Proprietary & Confidential 4 Dec. 20, 2016 Version: 1.2 6 SIGNAL DESCRIPTIONS PIN Name Type Description IOA[3:0] I/O IOA[3:0] is a bi-directional I/O port which wakeup capability (via body option). 1Mohm || 200K feedback Pull Low resistor IOA3 shares pad with OTP writer ’s signal SDA IOA2 shares pad with External Interrupt Input (via body option), or with OTP writer ’s signal SCK. IOA1 shares pad with IR Output, (Body Option) IOA0 shares pad with Key Reset Input, (Body Option) IOB[3:0] I/O IOB[3:0] is a bi-directional I/O port with wakeup capability (via body option). 1Mohm || 200K feedback Pull Low resistor IOB2 shares pad with External Interrupt Input (via body option). IOB1 shares pad with IR Output (via body option). IOB0 shares pad with Key Reset Input (via body option) IOC[3:0] I/O GPC71P032A/GPC71P016A do not have these ports. IOC[3:0] is a bi-directional I/O port with wakeup capability (body option). 1Mohm || 200K feedback Pull Low resistor IOC2 shares pad with External Interrupt Input (body option) IOC1 shares pad with IR Output (body option) IOC0 shares pad with Key Reset Input (body option) IOD[3:0] I/O GPC71P032A/GPC71P016A do not have these ports. IOD[3:0] is a bi-directional I/O port with wakeup capability (body option). 1Mohm || 200K feedback Pull Low resistor IOD2 shares pad with External Interrupt Input (via body option) IOD1 shares pad with IR Output (via body option) IOD0 shares pad with Key Reset Input (via body option) TEST I GPC71P032A and GPC71P016A do not have this port. Non-used pin for user; it ’s default in pull low and can be optioned as floating state. AUDP AUDN O PWM audio output VDDIO P Power supply voltage input VSS1,VSS2 G Ground reference(only 1 VSS pad in GPC71P032A/GPC71P016A) VPP P OTP program power input REGOUT P 3.3V regulator output for core power VDDTRM P Power for e-fuse, user should keep this pin in floating state. VSS_FUSE G Ground for e-fuse for testing only, user should keep this pin in floating state. (Pad available only in GPC71P032A/GPC71P016A) PVDD P PWM driver power PVSS G PWM driver ground reference |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |