RF64W datasheet(38/76 Pages) HOPE

38 / 76 page

ADVANCED COMMUNICATIONS & SENSING

Page 38 of 76

RF64

Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com

 Read Byte (after/during Rx)

To read bytes from the FIFO the timing diagram below should be carefully followed by the uC.

NSS_DATA (In)

SCK (In)

MOSI (In)

st byte read

nd byte read

MISO (Out) HZ

D1(7)

D1(6) D1(5)

D1(4) D1(3)

D1(2) D1(1) D1(0)

D2(7) D2(6)

D2(5)

D2(4)

D2(3)

D2(2)

D2(1)

D2(0)

Figure 30: Read Bytes Sequence (ex: 2 bytes)

Note that it is compulsory to toggle NSS_DATA back high between each byte read.

5.2.2. FIFO

5.2.2.1. Overview and Shift Register (SR)

In Buffered and Packet modes of operation, both data to be transmitted and that has been received are stored in a

configurable FIFO (First In First Out) device. It is accessed via the SPI Data interface and provides several

interrupts for transfer management.

The FIFO is 1 byte (8 bits) wide hence it only performs byte (parallel) operations, whereas the demodulator

functions serially. A shift register is therefore employed to interface the two devices. In transmit mode it takes bytes

from the FIFO and outputs them serially (MSB first) at the programmed bit rate to the modulator. Similarly, in Rx the

shift register gets bit by bit data from the demodulator and writes them byte by byte to the FIFO. This is illustrated in

figure below.

byte1

byte0

FIFO

Data Tx/Rx

SR (8bits)

MSB

LSB

Figure 31: FIFO and Shift Register (SR)

5.2.2.2. Size Selection

The FIFO width is programmable, to 16, 32, 48 or 64 bytes via MCParam_Fifo_size

RF64W bảng dữ liệu(PDF) 38 Page - HOPE Microelectronics CO., Ltd.

RF64W bảng dữ liệu(HTML) 38 Page - HOPE Microelectronics CO., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

bảng dữ liệu tải về

Link URL