MSM7650 datasheet(18/34 Pages) OKI

18 / 34 page

¡ Semiconductor

MSM7650

18/34

CLOCK TIMING

Input Data Timing

Input data and sync signals are fed into the encoder at the rising edge of the clock.

Input data is handled as valid pixel data when tSTART passes after the falling edge of HSYNC_L.

Chrominance signal of input data at this time is regarded as Cb.

don't care

YD, CD

OLC, OLR

OLG, OLB

HSYNC_L

CLKX1

BLANK_L

tSTART

tACT

ts1

th1

VALID DATA

ACTIVE VIDEO LINE

Video data input timing

Input data is recognized as valid pixel data when input signal BLANK_L is high in the tACT

period.

When BLANK_L is high during the blanking period, however, input data is not output as valid

pixel data since processing to maintain blanking period is internally in-progress.

The values of tSTART differ slightly in master mode and slave mode. The values of tSTART are as

follows.

Operation mode

CCIR 601 NTSC

Square Pixel NTSC

4Fsc NTSC

CCIR PAL

Square Pixel PAL

In master mode

tSTA(Ts)

126

141

115

134

154

Operation mode

CCIR 601 NTSC

Square Pixel NTSC

4Fsc NTSC

CCIR PAL

Square Pixel PAL

In slave mode

tSTA(Ts)

129

144

118

137

157

tSTA–tS1=tSTART

MSM7650 bảng dữ liệu(PDF) 18 Page - OKI electronic componets

MSM7650 bảng dữ liệu(HTML) 18 Page - OKI electronic componets

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

bảng dữ liệu tải về

Link URL