TMP117AIDRVT datasheet(21/51 Pages) TI1

21 / 51 page

START

Slave Address

R/W

ACK from Slave

D14 D13 D12 D11 D10 D9

D15

STOP

ACK from Slave

Data to Register N MSB

Data to Register N LSB

Must be 0

Slave controls SDA line

Master controls SDA line

TMP117

www.ti.com

SNOSD82B – JUNE 2018 – REVISED MARCH 2019

Product Folder Links: TMP117

Submit Documentation Feedback

If multiple devices on the bus respond to the SMBus ALERT command, arbitration during the slave address

portion of the SMBus ALERT command determines which device clears the alert status of that device. The

device with the lowest two-wire address wins the arbitration. If the TMP117 wins the arbitration, the TMP117

ALERT pin becomes inactive at the completion of the SMBus ALERT command. If the TMP117 loses the

arbitration, the TMP117 ALERT pin remains active.

7.5.3.1.6

General-Call Reset Function

The TMP117 responds to a two-wire, general-call address (0000 000) if the eighth bit is 0. The device

acknowledges the general-call address and responds to commands in the second byte. If the second byte is

0000 0110, the TMP117 internal registers are reset to power-up values.

7.5.3.1.7

Timeout Function

The TMP117 resets the serial interface if the SCL line is held low by the master or the SDA line is held low by

the TMP117 for 35 ms (typical) between a START and STOP condition. The TMP117 releases the SDA line if

the SCL pin is pulled low and waits for a START condition from the host controller. To avoid activating the

timeout function, maintain a communication speed of at least 1 kHz for the SCL operating frequency.

7.5.3.1.8

Timing Diagrams

The TMP117 is two-wire, SMBus and I2C interface-compatible. Figure 22 to Figure 25 show the various

operations with the TMP117. Bus definitions are:

Bus Idle: Both SDA and SCL lines remain high.

Start Data Transfer: A change in the state of the SDA line from high to low when the SCL line is high defines a

START condition. Each data transfer is initiated with a START condition.

Stop Data Transfer: A change in the state of the SDA line from low to high when the SCL line is high defines a

STOP condition. Each data transfer is terminated with a repeated START or STOP condition.

Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and

is determined by the master device.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge bit. A device that

acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line

is stable low during the high period of the acknowledge clock pulse. The user must take setup and hold times

into account. On a master receive, the termination of the data transfer can be signaled by the master generating

a not-acknowledge (1) on the last byte transmitted by the slave.

Figure 22. Write Word Command Timing Diagram

TMP117AIDRVT bảng dữ liệu(PDF) 21 Page - Texas Instruments

TMP117AIDRVT bảng dữ liệu(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

bảng dữ liệu tải về

Link URL