0.0 * VDD

0.2 * VDD

0.3 * VDD

0.7 * VDD

0.8 * VDD

1.0 * VDD

LS_CLK, LS_WDATA

0.0 * VDD

0.2 * VDD

0.8 * VDD

1.0 * VDD

DMD_DEN_ARSTZ

LS_ WDATA

LS_CLK

50%

50%

50%

50%

50%

14

DLP4710

DLPS125 – NOVEMBER 2018

www.ti.com

Product Folder Links: DLP4710

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

Timing Requirements (continued)

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

MIN

NOM

MAX

UNIT

(4)

Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.

Window time

Setup time + Hold time, Figure 6,

Figure 7

3.0

ns

ENABLE+REFGEN

2000

ns

Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in

JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

Figure 2. LPSDR Switching Parameters

Figure 3. LPSDR Input Rise and Fall Slew Rate