AD5683RARMZ datasheet(22/28 Pages) AD

tên linh kiện	AD5683RARMZ

Giải thích chi tiết về linh kiện	Tiny 16-/14-/12-Bit SPI nanoDAC

PDF	28 Pages

Scroll/Zoom	100%

nhà sản xuất	AD [Analog Devices]

Trang chủ	http://www.analog.com

Logo

22 / 28 page

AD5683R/AD5682R/AD5681R/AD5683

Data Sheet

Rev. D | Page 22 of 28

Daisy-Chain Connection

Daisy chaining minimizes the number of pins required from the

controlling IC. As shown in Figure 50, the SDO pin of one package

must be tied to the SDI pin of the next package. The clock period

may need to be increased, as shown in Table 4, because of the

propagation delay of the line between subsequent devices.

By default, the SDO pin is disabled. To enable daisy-chain

operation, the DCEN bit must be set in the write control

When the daisy-chain mode is enabled (DCEN = 1), the

AD5683R/AD5682R/AD5681R/AD5683 accept as a valid

frame any data-word larger than 24 bits, decoding the last

24 bits received, as shown in Figure 51.

MISO

SDI

SCLK

MOSI

SCLK

SDO

SCLK

SDI

SYNC

AD5683R

CONTROLLER

Figure 50. Daisy-Chain Connection

SDO_U1

MOSI

SYNC

SCLK

DB23

DB0

DB23

DB0

DB23

INPUT WORD FOR DAC 2

UNDEFINED

INPUT WORD FOR DAC 2

DB0

INPUT WORD FOR DAC 1

Figure 51. Daisy-Chain Timing Diagram

AD5683RARMZ bảng dữ liệu(PDF) 22 Page - Analog Devices

AD5683RARMZ bảng dữ liệu(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL