XUJ736125K datasheet(4/21 Pages) IDT

4 / 21 page

June 25, 2018

XU Datasheet

T a ble 8 . 1 .8 V I DD DC Ele c t ric a l Cha ra c t e rist ic s

VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol

Parameter

Output Type

Conditions

Minimum

Typical

Maximum

Units

IDD

Current Consumption

LVDS

0.016MHz to 400MHz.

400.000+MHz to 1.0GHz.

LVPECL

0.016MHz to 250MHz.

250.000+MHz to 670MHz.

HCSL

0.016MHz to 400MHz.

400.000+MHz to 670MHz.

LVCMOS

0.016MHz to 125MHz.

T a ble 9 . LV DS DC Ele c t ric a l Cha ra c t e rist ic s

VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard

frequencies.

Symbol

Parameter

Conditions

Minimum

Typical

Maximum

Units

VOD

Differential Output Voltage

0.25

0.4

0.5

VOS

Output Offset Voltage

1.17

1.375

VIH

Enable/Disable Input High Voltage

70%VDD

VIL

Enable/Disable Input Low Voltage

30%VDD

T a ble 1 0 . LV PECL DC Ele c t ric a l Cha ra c t e rist ic s

VDD = 3.3V, 2.5V, 1.8V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard

frequencies.

Symbol

Parameter

Conditions

Minimum

Typical

Maximum

Units

VOH

Output High Voltage

VDD = 3.3V ±5%.

1.85

2.3

VDD = 2.5V ±5%.

1.1

1.45

VDD = 1.8V ±5%.

0.5

0.8

VOL

Output Low Voltage

VDD = 3.3V ±5%.

1.1

1.65

VDD = 2.5V ±5%.

0.35

0.85

VDD = 1.8V ±5%.

0.25

VIH

Enable/Disable Input High Voltage

70%VDD

VIL

Enable/Disable Input Low Voltage

30%VDD

XUJ736125K bảng dữ liệu(PDF) 4 Page - Integrated Device Technology

XUJ736125K bảng dữ liệu(HTML) 4 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

bảng dữ liệu tải về

Link URL