LTC2000 datasheet(17/54 Pages) AD

17 / 54 page

LTC2000

2000fb

For more information www.linear.com/LTC2000

PIN FUNCTIONS

AVDD18: 1.8V Analog Supply Voltage Input. 1.71V to

1.89V.

AVDD33: 3.3V Analog Supply Voltage Input. 3.135V to

3.465V.

CKP, CKN: DAC Sample Clock Inputs. Maximum clock

frequency (fDAC) is 2500MHz. Clock signal should be AC

coupled.

CS: Serial Interface Chip Select Input. When CS is low,

SCK is enabled for shifting data on SDI into the register.

When CS is taken high, SCK is disabled and SDO is high

impedance.

DAP[15:0], DAN[15:0]: Port A LVDS Data Inputs.

Maximum data rate is 1.25Gbps. Port A is used only in

dual-port mode. Connect to GND if not used. The data

input format is two’s complement.

DBP[15:0], DBN[15:0]: Port B LVDS Data Inputs.

Maximum data rate is 1.25Gbps. In single-port mode,

only Port B is used. In dual-port mode, the sample from

Port B appears at IOUTP/N one cycle after the sample from

Port A. The data input format is two’s complement.

DCKIP, DCKIN: LVDS Data Clock Inputs. Maximum fre-

quency (fDCKI) is 625MHz. In dual-port mode, fDCKI =

fDAC/4. In single-port mode, fDCKI = fDAC/2

DCKOP, DCKON: LVDS Data Clock Outputs. Maximum fre-

quency is 625MHz. Select frequency (fDAC/4 or fDAC/2),

output current (3.5mA or 7mA), and termination (none or

100Ω) using register 0x02.

DVDD18: 1.8V Digital Supply Voltage Input. 1.71V to 1.89V.

DVDD33: 3.3V Digital Supply Voltage Input. 3.135V to

3.465V.

FSADJ: Full-Scale Adjust Pin. The DAC full-scale current

is 16 • (VREFIO/RFSADJ). Connect a 500Ω resistor from

FSADJ to GND to set the full-scale current to 40mA.

GND: Ground.

IOUTP, IOUTN: DAC Analog Current Outputs. Differential

output is nominally ±40mA. Maximum update rate is

2.5Gsps. The output current is evenly divided between

IOUTP and IOUTN when the two’s compliment DAC code is

set to mid-scale (all zeros).

PD (Pin S1): Active Low Power-Down Input. When PD is

low, the LTC2000 supply current is less than 440µA. To

exit power-down mode switch PD high to SVDD.

REFIO: Reference Voltage Input or Output. The 1.25V

internal reference is available at the pin through a 10k

internal resistor. May be overdriven with an external refer-

ence voltage between 1.1V and 1.4V.

SCK: Serial Interface Clock Input. Maximum frequency

is 50MHz.

SDI: Serial Interface Data Input. Data on SDI is clocked

in on the rising edge of SCK.

SDO: Serial Interface Data Output. Data is clocked out

onto SDO by the falling edge of SCK. SDO is high imped-

ance when CS is high.

SVDD: SPI Supply Voltage Input. 1.71V to 3.465V.

TSTP, TSTN: Test Output Pins. May be optionally used

to measure internal temperature or timing of LVDS

inputs. See Measuring Internal Junction Temperature

and Measuring LVDS Input Timing Skew sections in

Applications Information. Use SPI internal registers 0x18

and 0x19 to control TSTP/N. Connect to GND if not used.

Note: For pin locations, refer to the Pin Locations section

of this data sheet.

LTC2000 bảng dữ liệu(PDF) 17 Page - Analog Devices

LTC2000 bảng dữ liệu(HTML) 17 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

bảng dữ liệu tải về

Link URL