| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SSD1818A bảng dữ liệu(PDF) 13 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
SSD1818A bảng dữ liệu(HTML) 13 Page - List of Unclassifed Manufacturers |
|
13 / 47 page ![]() SSD1818A Rev 1.2 P 13/47 Mar 2004 Solomon Systech SPI This is the input pin to enable the circuitry for providing serial interface. This pin must be connected to low at any circumstances. When the SPI pin and the P/ S , selection input are both pulled low, the serial interface is enabled. When the SPI pin is pulled low and the P/ S selection input is pulled high, the parallel interface is enabled. NC/TEST0 – TEST2/T0 – T2 These are the No Connection pins. These pins should be left open individually. Remarks: These pins should not be connected together. ROW0 - ROW63 These pins provide the Common driving signals to the LCD panel. Please refer to the Table 3 on Page 11 for the COM signal mapping. SEG0 - SEG103 These pins provide the LCD segment driving signals. The output voltage level of these pins is VDD during sleep mode or standby mode. ICONS There are two ICONS pins (pin137 and 275) on the chip. Both pins output exactly the same signal. The reason for duplicating these pins is to enhance the flexibility of the LCD layout. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |