công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

HT46C63 bảng dữ liệu(PDF) 18 Page - Holtek Semiconductor Inc

tên linh kiện HT46C63
Giải thích chi tiết về linh kiện  A/D with LCD Type 8-Bit MCU
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  HOLTEK [Holtek Semiconductor Inc]
Trang chủ  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT46C63 bảng dữ liệu(HTML) 18 Page - Holtek Semiconductor Inc

Back Button HT46C63 Datasheet HTML 14Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 15Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 16Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 17Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 18Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 19Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 20Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 21Page - Holtek Semiconductor Inc HT46C63 Datasheet HTML 22Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 44 page
background image
HT46R63/HT46C63
Rev. 1.90
18
May 17, 2004
When the timer/event counter (reading TMRH) is read,
the clock will be blocked to avoid errors. As this may re-
sults in a counting error, this must be taken into consid-
eration by the programmer.
Label
(TMRC)
Bits
Function
¾
0~2 Unused bits, read as
²0²
TE
3
To define the active edge of TMR pin in-
put signal
(0=active on low to high;
1=active on high to low)
TON
4
To enable or disable timer counting
(0=disabled; 1=enabled)
¾
5
Unused bit, read as
²0²
TM0
TM1
6
7
To define the operating mode
01=Event count mode (external clock)
10=Timer mode (internal clock)
11=Pulse width measurement mode
00=Unused
TMRC Register
Input/Output Ports
There are 32 bi-directional input/output lines in the mi-
cro-controller, labeled from PA to PD, which are mapped
to the data memory of [12H], [14H], [16H] and [18H], re-
spectively. All of these I/O ports can be used as input
and output operations. For input operation, these ports
are non-latching, that is, the inputs must be ready at the
T2 rising edge of instruction
²MOV A,[m]² (m=12H, 14H,
16H or 18H). For output operation, all the data is latched
and remains unchanged until the output latch is rewrit-
ten.
Each I/O line has its own control register (PAC, PBC,
PCC, PDC) to control the input/output configuration.
With this control register, CMOS output or schmitt trig-
ger input with or without (depends on options) pull-high
resistor structures can be reconfigured dynamically (i.e.,
on-the fly) under software control. To function as an in-
put, the corresponding latch of the control register has to
be set as
²1². The pull-high resistor (if the pull-high re-
sistor is enabled) will be exhibited automatically. The in-
put sources are also dependent on the control register. If
the control register bit is
²1², the input will read the pad
state (
²mov² and read-modify-write instructions). If the
control register bit is
²0², the contents of the latches will
move to internal data bus (
²mov² and read-modify-write
instructions). The input paths (pad state or latches) of
read-modify-write instructions are dependent on the
control register bits. For output function, CMOS is the
only configuration. These control registers are mapped
to locations 13H, 15H, 17H and 19H.
After a chip reset, these input/output lines stay at a high
level (pull-high options) or floating state (non-pull-high
options). Each bit of these input/output latches can be
set or cleared by
²SET [m].i² (m=12H, 14H, 16H or 18H)
instructions. Some instructions first input data and then
follow the output operations. For example,
²SET [m].i²
CLR [m].i
², ²CPLA [m]² read the entire port states into
the CPU, execute the defined operations (bit-operation),
V D D
M
U
X
W a k e - u p o p t i o n s
T o I n t e r r u p t
S y s t e m W a k e - u p
( P A o n l y )
R e a d D a t a R e g i s t e r
D
Q
C K
S
D
Q
C K
Q
S
C o n t r o l B i t
P H
D a t a B u s
W r i t e C o n t r o l R e g i s t e r
C h i p R e s e t
R e a d C o n t r o l R e g i s t e r
W r i t e D a t a R e g i s t e r
D a t a B i t
P A 0 ~ P A 7
P B 0 ~ P B 7
P C 0 ~ P C 7
P D 0 ~ P D 7
Q
P W M 0 ~ P W M 3
( P D 0 ~ P D 3 O n l y )
P u l s e G e n e r a t o r
D i s a b l e / H i g h / L o w
H i g h - L o w
E d g e t o P u l s e
P D 4 a n d P D 5
Input/Output Ports



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com