công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

K6R1016C1C bảng dữ liệu(PDF) 8 Page - Samsung semiconductor

tên linh kiện K6R1016C1C
Giải thích chi tiết về linh kiện  64Kx16 Bit High-Speed CMOS Static RAM(5.0V Operating).
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SAMSUNG [Samsung semiconductor]
Trang chủ  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

K6R1016C1C bảng dữ liệu(HTML) 8 Page - Samsung semiconductor

Back Button K6R1016C1C Datasheet HTML 3Page - Samsung semiconductor K6R1016C1C Datasheet HTML 4Page - Samsung semiconductor K6R1016C1C Datasheet HTML 5Page - Samsung semiconductor K6R1016C1C Datasheet HTML 6Page - Samsung semiconductor K6R1016C1C Datasheet HTML 7Page - Samsung semiconductor K6R1016C1C Datasheet HTML 8Page - Samsung semiconductor K6R1016C1C Datasheet HTML 9Page - Samsung semiconductor K6R1016C1C Datasheet HTML 10Page - Samsung semiconductor K6R1016C1C Datasheet HTML 11Page - Samsung semiconductor  
Zoom Inzoom in Zoom Outzoom out
 8 / 11 page
background image
K6R1016C1C-C/C-L, K6R1016C1C-I/C-P
CMOS SRAM
Revision 4.0
- 8 -
September 2001
FUNCTIONAL DESCRIPTION
* X means Don
′t Care.
CS
WE
OE
LB
UB
Mode
I/O Pin
Supply Current
I/O1~I/O8
I/O9~I/O16
H
X
X*
X
X
Not Select
High-Z
High-Z
ISB, ISB1
L
H
H
X
X
Output Disable
High-Z
High-Z
ICC
L
X
X
H
H
L
H
L
L
H
Read
DOUT
High-Z
ICC
H
L
High-Z
DOUT
L
L
DOUT
DOUT
L
L
X
L
H
Write
DIN
High-Z
ICC
H
L
High-Z
DIN
L
L
DIN
DIN
NOTES(WRITE CYCLE)
1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS, WE, LB and UB. A write begins at the latest transition CS going low and WE
going low; A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write
to the end of write.
3. tCW is measured from the later of CS going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase
of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be
applied.
Address
CS
Valid Data
UB, LB
WE
Data in
Data out
TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)
tWC
tCW(3)
tBW
tWP(2)
tDH
tDW
tWR(5)
tAW
tAS(4)
High-Z
High-Z(8)
tBLZ
tWHZ(6)
High-Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com