SSD1702Z datasheet(21/47 Pages) ETC

21 / 47 page

SSD1702

Rev 1.1

P 21/46 Dec 2003

Solomon Systech

Pin Name

SEGMENT MODE

COMMON MODE

FR is the AC signal input for LC driving waveform. Normally it is the frame inversion

signal.

The input signal is level-shifted from logic voltage level to LC driving voltage level to

control the LC driving circuit. The output voltage of the LC driver output pins are set by

the line latch / shift register output signal and the FR signal. Their relationship is shown

in Table 6 and Table 7.

EIO1, EIO2

These are the I/O pins for chip selection.

When L/R is set to L, EIO1 will be the

output and EIO2 will be the input.

When L/R is set to H, EIO1 will be the

input and EIO2 will be the output.

After an LP signal is input and the

EIO(input) is set to L, the chip will be

selected.

will

deselected

automatically after reading 240 bits of

data.

EIO(output) is normally H. It will only be

pull L for one XCK cycle (from falling edge

to falling edge of XCK) when 240 bits of

data have been read.

Refer to Figure 10 for details timing.

These are the bi-directional shift register

shift data I/O pin.

When L/R is set to L, EIO1 will be the

output and EIO2 will be the input.

When L/R is set to H, EIO1 will be the

input and EIO2 will be the output.

A YD signal (Vertical scanning start pulse)

is expected at the EIO(input). A H level at

EIO(input) during LP falling edge indicates

the start of a vertical frame.

Refer to Figure 11 for details timing.

Y1-Y240

These are LC driver output pins. The output level can be referred Table 6 and Table 7.

Note:

Logic H means VDD level

Logic L means VSS level

SSD1702Z bảng dữ liệu(PDF) 21 Page - List of Unclassifed Manufacturers

SSD1702Z bảng dữ liệu(HTML) 21 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

bảng dữ liệu tải về

Link URL