P89LPC913 datasheet(45/63 Pages) PHILIPS

45 / 63 page

Philips Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

Product data

Rev. 03 — 17 December 2004

45 of 63

9397 750 14468

In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x

series, the user needs to set KBPATN = 0FFH and PATN_SEL = 1 (not equal), then

any key connected to Port 0 which is enabled by the KBMASK register will cause the

hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt

may be used to wake up the CPU from Idle or Power-down modes. This feature is

particularly useful in handheld, battery-powered systems that need to carefully

manage power consumption yet also need to be convenient to use.

In order to set the ﬂag and cause an interrupt, the pattern on Port 0 must be held

longer than 6 CCLKs.

9.24 Watchdog timer

The watchdog timer causes a system reset when it underﬂows as a result of a failure

to feed the timer prior to the timer reaching its terminal count. It consists of a

programmable 12-bit prescaler, and an 8-bit down counter. The down counter is

decremented by a tap taken from the prescaler. The clock source for the prescaler is

either the PCLK or the nominal 400 kHz Watchdog oscillator. The watchdog timer can

only be reset by a power-on reset. When the watchdog feature is disabled, it can be

used as an interval timer and may generate an interrupt. Figure 23 shows the

watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte

sequence. If PCLK is selected as the watchdog clock and the CPU is powered-down,

the watchdog is disabled. The watchdog timer has a time-out period that ranges from

afew

µs to a few seconds. Please refer to the P89LPC912/913/914 User’s Manual for

more details.

(1) Watchdog reset can also be caused by an invalid feed sequence, or by writing to WDCON not immediately followed by a

feed sequence.

Fig 23. Watchdog timer in Watchdog mode (WDTE = ‘1’).

PRE2

PRE1

PRE0

–

WDRUN

WDTOF

WDCLK

WDCON (A7H)

CONTROL REGISTER

PRESCALER

002aaa423

SHADOW

FOR WDCON

8-BIT DOWN

COUNTER

WDL (C1H)

Watchdog

oscillator

PCLK

÷32

MOV WFEED1, #0A5H

MOV WFEED2, #05AH

RESET

see note (1)

P89LPC913 bảng dữ liệu(PDF) 45 Page - NXP Semiconductors

P89LPC913 bảng dữ liệu(HTML) 45 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL