LTC3871 datasheet(15/24 Pages) LINER

15 / 24 page

LTC7106

Rev A

For more information www.analog.com

MFR_CHIP_CTRL

This register is for general chip control and status. Please

refer to Table 7 for each bit description.

Bits

Description

[7:4] Reserved

[3]

Timeout Status:

0 = No PMBus Timeout Occurred

1 = A Timeout Occurred

Writing a 1 to this bit will clear this bit

[2]

Write Protect for Margin Registers

0 = Write Allowed

1 = Writes Inhibited

[1]

Reserved

[0]

GPO, General Purpose Output

0 = GPO Pulls Open Drain to GND

1 = Hi-Z on GPO

MFR_DAC_CTRL

8-bit register to control the IDAC LSB current value and the

timer count for the slew rate control. Default value = 0x40.

Bits

Description

[7:6] Selector Range for IDAC Step Current:

b’00 = 0.25µA/Step, Range Low

b’01 = 1.0µA/Step, Nominal

b’10 = 4.0µA/Step, Range High

b’11 = Reserved

[5:0] Selector for Time in µs/Step

Default Value 0x00 = Max = 3584µs/Step

See Table 6 for Allowable Values

Only a power cycle, POR, will reset this register to prevent

unwantedimmediatecurrentchangesinIDAC.MFR_RESET

will not reset this register.

In addition, IDAC must be at 0x00 to change the current

range selector to prevent unwanted large swings in IDAC

current. The time step selector, bits [5:0], can be changed

at any time.

Table 5. Programmable Delay Per Current Step

Slew Rate Timer Clock (µs/Step)

[5:0]

0 0 0 0 0 0

= 3584 0 1 0 0 0 0

= 16

1 0 0 0 0 0

= 256

0 0 0 0 0 1

= 0.5

0 1 0 0 0 1

= 20

1 0 0 0 0 1

= 320

0 0 0 0 1 0

= 1.0

0 1 0 0 1 0

= 24

1 0 0 0 1 0

= 384

0 0 0 0 1 1

= 1.5

0 1 0 0 1 1

= 28

1 0 0 0 1 1

= 448

0 0 0 1 0 0

= 2.0

0 1 0 1 0 0

= 32

1 0 0 1 0 0

= 512

0 0 0 1 0 1

= 2.5

0 1 0 1 0 1

= 40

1 0 0 1 0 1

= 640

0 0 0 1 1 0

= 3.0

0 1 0 1 1 0

= 48

1 0 0 1 1 0

= 768

0 0 0 1 1 1

= 3.5

0 1 0 1 1 1

= 56

1 0 0 1 1 1

= 896

0 0 1 0 0 0

= 4.0

0 1 1 0 0 0

= 64

1 0 1 0 0 0

= 1280*

0 0 1 0 0 1

= 5.0

0 1 1 0 0 1

= 80

1 0 1 0 0 1

= 1280

0 0 1 0 1 0

= 6.0

0 1 1 0 1 0

= 96

1 0 1 0 1 0

= 1536

0 0 1 0 1 1

= 7.0

0 1 1 0 1 1

= 112

1 0 1 0 1 1

= 1792

0 0 1 1 0 0

= 8.0

0 1 1 1 0 0

= 128

1 0 1 1 0 0

= 2560*

0 0 1 1 0 1

= 10

0 1 1 1 0 1

= 160

1 0 1 1 0 1

= 2560

0 0 1 1 1 0

= 12

0 1 1 1 1 0

= 192

1 0 1 1 1 0

= 3584*

0 0 1 1 1 1

= 14

0 1 1 1 1 1

= 224

1 0 1 1 1 1

= 3584

* Duplicate Encoding

LTC3871 bảng dữ liệu(PDF) 15 Page - Linear Technology

LTC3871 bảng dữ liệu(HTML) 15 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL