S71PL254 datasheet(103/196 Pages) SPANSION

103 / 196 page

May 3, 2004 pSRAM_Type02_15A0

Type 2 pSRAM

103

Advance

I n f o rmatio n

64M pSRAM

Notes:

1. Standby mode is supposed to be set up after at least one active operation after power up. ISB1 is measure after 60ms from

the time when standby mode is set up.

AC Operating Conditions

Test Conditions (Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V

Output load (See Figure 25): CL=50pF

Note: Including scope and jig capacitance.

Item

Symbol

Test Conditions

Min Typ Max Unit

Average Operating

Current

ICC1

Cycle time=1µs, 100% duty, IIO=0mA,

CS1#≤0.2V, LB#≤0.2V and/or UB#≤0.2V,

CS2≥VCC-0.2V, VIN≤0.2V or VIN≥VCC-0.2V

—

— TBD mA

ICC2

Async

Cycle time=Min, IIO=0mA, 100% duty,

CS1#=VIL, CS2=VIH LB#=VIL and/or UB#=VIL,

VIN=VIH or VIL

—

— TBD mA

Page

Cycle time=tRC+3tPC, IIO=0mA, 100% duty,

CS1#=VIL, CS2=VIH LB#=VIL and/or UB#=VIL,

VIN-VIH or VIL

TBD mA

Standby Current (CMOS)

ISB1 (Note 1)

Other inputs=0-VCC

1. CS1# ≥ VCC - 0.2, CS2 ≥ VCC - 0.2V (CS1#

controlled) or

2. 0V ≤ CS2 ≤ 0.2V (CS2 controlled)

—

— TBD mA

Figure 25. Output Load

Dout

S71PL254 bảng dữ liệu(PDF) 103 Page - SPANSION

S71PL254 bảng dữ liệu(HTML) 103 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL