DS3153N datasheet(30/60 Pages) DALLAS

30 / 60 page

DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs

30 of 60

the JA must take its master clock from the MCLK pin. The clock and data recovery block also uses the selected

master clock.

The JA has a loop bandwidth of master_clock / 2,058,874 (see corner frequencies in Figure 9-1). The JA

attenuates jitter at frequencies higher than the loop bandwidth, while allowing jitter (and wander) at lower

frequencies to pass through relatively unaffected.

Figure 9-1. Jitter Attenuation/Jitter Transfer

10.

RESET LOGIC

There are four sources for reset: an internal power-on reset (POR) circuit, the reset pin

RST, the JTAG reset pin

JTRST, and the RST bit in each LIU’s global configuration register (GCR). The chip is divided into three zones for

reset: the digital logic, the analog circuits, and the JTAG logic. The digital logic includes the status and control

registers, the B3ZS/HDB3 encoder and decoder, the PRBS generator and detector, and the LOS detect logic. The

analog circuits include clock and data recovery, jitter attenuator, and transmit waveform generation. The JTAG

logic consists of the common boundary scan controller and the boundary scan cells at each pin.

The POR circuit resets the digital logic, analog circuits, and JTAG logic zones. The

RST pin resets the digital logic

and the analog circuits but not the JTAG logic. The

JTRST pin resets only the JTAG logic. Each LIU’s RST register

bit resets the digital logic for that LIU, including resetting the LIU’s registers to the default state (except for the RST

bit).

The POR signal and

RST pin require an active master clock source for the LIU to properly reset.

100

10k

100k

21.7Hz (DS3)

16.7Hz (E3)

25.2Hz (STS-1)

-30

-20

-10

E3 [TBR24 (1997)]

FREQUENCY (Hz)

DS3 [GR-499 (1995)]

CATEGORY I

DS315x TYPICAL RECEIVER

JITTER TRANSFER WITH JITTER

ATTENUATOR DISABLED

>150k

DS315x

DS3/E3/STS-1

MINIMUM

JITTER

ATTENUATION

WITH JITTER

ATTENUATOR

ENABLED

40Hz

DS3 [GR-253 (1999)]

CATEGORY I

27Hz

STS-1 [GR-253

(1999)]

CATEGORY II

40k 59.6k

DS3 [GR-499 (1999)]

CATEGORY II

DS3153N bảng dữ liệu(PDF) 30 Page - Dallas Semiconductor

DS3153N bảng dữ liệu(HTML) 30 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL