S34MS02G2 datasheet(50/74 Pages) CYPRESS

50 / 74 page

Document Number: 002-03238 Rev. *E

Page 50 of 74

S34MS01G2

S34MS02G2

S34MS04G2

6.18

Multiplane Copy Back Program — S34MS02G2 and S34MS04G2

Figure 6.20 Multiplane Copy Back Program

Notes:

1. Copy Back Program operation is allowed only within the same memory plane.

2. Any command between 11h and 81h is prohibited except 70h, 78h, and FFh.

3. A18 is the plane address bit for x8 devices. A17 is the plane address bit for x16 devices.

I/Ox

R/B#

I/Ox

tDBSY

tPROG

00h

Add. (5 cycles)

35h

Col. Add. 1, 2 and Row Add. 1, 2, 3

Source Address on Plane 0

00h

Add. (5 cycles)

35h

Col. Add. 1, 2 and Row Add. 1, 2, 3

Source Address on Plane 1

85h

Add. (5 cycles)

11h

Col. Add. 1, 2 and Row Add. 1, 2, 3

Destination Address

A0 ~ A11 : Fixed ‘Low’

A12 ~ A17 : Fixed ‘Low’

A18

: Fixed ‘Low’

A19 ~ A28 : Fixed ‘Low’

81h

Add. (5 cycles)

Col. Add. 1, 2 and Row Add. 1, 2, 3

Destination Address

A0 ~ A11 : Fixed ‘Low’

A12 ~ A17 : Valid

A18

: Fixed ‘High’

A19 ~ A28 : Valid

10h

70h

Plane 0

(1)

(3)

Data Field

Spare Field

Plane 1

(2)

(3)

Data Field

Spare Field

Source Page

Target Page

(1) : Copy Back Read on Plane 0

(2) : Copy Back Read on Plane 1

(3) : Multiplane Copy Back Program

(Note 2)

S34MS02G2 bảng dữ liệu(PDF) 50 Page - Cypress Semiconductor

S34MS02G2 bảng dữ liệu(HTML) 50 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

bảng dữ liệu tải về

Link URL