LPS33HW datasheet(36/50 Pages) STMICROELECTRONICS

36 / 50 page

LPS33HW

36/50

DocID030522 Rev 1

When the ODR bits are set to '000' the device is in Power-down mode. When the device

is in power-down mode, almost all internal blocks of the device are switched off to

minimize power consumption. The I2C interface is still active to allow communication with

the device. The content of the configuration registers is preserved and output data

registers are not updated, therefore keeping the last data sampled in memory before

going into power-down mode.

If the ONE_SHOT bit in CTRL_REG2 (11h) is set to '1', One-shot mode is triggered and a

new acquisition starts when it is required. Enabling this mode is possible only if the device

was previously in power-down mode (ODR bits set to '000'). Once the acquisition is

completed and the output registers updated, the device automatically enters in power-

down mode. The ONE_SHOT bit self-clears itself.

When the ODR bits are set to a value different than '000', the device is in Continuous

mode and automatically acquires a set of data (pressure and temperature) at the

frequency selected through the ODR[2:0] bits.

Once the additional low-pass filter has been enabled through the EN_LPFP bit, it is possible

to configure the device bandwidth acting on the LPFP_CFG bit. See Table 18 for low-pass

filter configurations.

The BDU bit is used to inhibit the update of the output registers between the reading of the

upper and lower register parts. In default mode (BDU = ‘0’), the lower and upper register

parts are updated continuously. When the BDU is activated (BDU = ‘1’), the content of the

output registers is not updated until PRESS_OUT_H (2Ah) is read, avoiding the reading of

values related to different samples.

Table 17. Output data rate bit configurations

ODR2

ODR1

ODR0

Pressure (Hz)

Temperature (Hz)

Power-down / One-shot mode enabled

001

1 Hz

10 Hz

011

25 Hz

100

50 Hz

75 Hz

Table 18. Low-pass filter configurations

EN_LPFP

LPFP_CFG

Additional low-pass filter status

Device bandwidth

Disabled

ODR/2

Enabled

ODR/9

Enabled

ODR/20

LPS33HW bảng dữ liệu(PDF) 36 Page - STMicroelectronics

LPS33HW bảng dữ liệu(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL