CS53L32A datasheet(12/40 Pages) CIRRUS

12 / 40 page

CS53L32A

DS513F1

SWITCHING CHARACTERISTICS - CONTROL PORT - TWO WIRE MODE

(TA = 25° C; VL = 1.7 V - 3.6 V; Inputs: logic 0 = GND, logic 1 = VL, CL = 30 pF)

Note: 10. Data must be held for sufficient time to bridge the transition time, tf, of SCL

Parameter

Symbol

Min

Max

Unit

Two Wire Mode

SCL Clock Frequency

fscl

100

KHz

RST Rising Edge to Start

tirs

500

Bus Free Time Between Transmissions

tbuf

4.7

µs

Start Condition Hold Time (prior to first clock pulse)

thdst

4.0

µs

Clock Low time

tlow

4.7

µs

Clock High Time

thigh

4.0

µs

Setup Time for Repeated Start Condition

tsust

4.7

µs

SDA Hold Time from SCL Falling

(Note 10)

thdd

µs

SDA Setup time to SCL Rising

tsud

250

Rise Time of SCL

trc

-25

Fall Time of SCL

tfc

-25

Rise Time of SDA

trd

-1

Fall Time of SDA

tfd

300

Setup Time for Stop Condition

tsusp

4.7

µs

buf

hdst

low

t r

t f

hdd

t high

t sud

t sust

t susp

Stop

Start

Stop

Repeated

SDA

SCL

irs

RST

Figure 4. Control Port Timing - Two Wire Mode

buf

hdst

low

t r

t f

hdd

t high

t sud

t sust

t susp

Stop

Start

Stop

Repeated

SDA

SCL

irs

RST

CS53L32A bảng dữ liệu(PDF) 12 Page - Cirrus Logic

CS53L32A bảng dữ liệu(HTML) 12 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL