LP87332D datasheet(24/74 Pages) TI1

24 / 74 page

LP87332D

SNVSAU6 – NOVEMBER 2017

www.ti.com

Product Folder Links: LP87332D

Submit Documentation Feedback

7.3.7 Device Reset Scenarios

There are three reset methods implemented on the LP87332D:

•

Software reset with SW_RESET bit in RESET register

•

Undervoltage lockout (UVLO) reset from VANA supply

An SW reset occurs when SW_RESET bit is written 1. The bit is automatically cleared after writing. This event

disables all the regulators immediately, drives GPO and GPO2 signals low, resets all the register bits to the

default values and OTP bits are loaded (see Figure 18). I2C interface is not reset during software reset.

If VANA supply voltage falls below the UVLO threshold level then all the regulators are disabled immediately,

GPO and GPO2 signals are driven low, and all the register bits are reset to the default values. When the VANA

supply voltage transition above UVLO threshold level an internal POR occurs. OTP bits are loaded to the

registers and a startup is initiated according to the register settings.

7.3.8 Diagnosis and Protection Features

The LP87332D is capable of providing four levels of protection features:

•

Information of valid regulator output voltage which sets interrupt or PGOOD signal;

•

Warnings for diagnosis which sets interrupt;

•

Protection events which are disabling the regulators; and

•

Faults which are causing the device to shutdown.

The LP87332D sets the flag bits indicating what protection or warning conditions have occurred, and the nINT

pin is pulled low. nINT is released again after a clear of flags is complete. The nINT signal stays low until all the

pending interrupts are cleared.

When a fault is detected or software requested reset, it is indicated by a RESET_REG_INT interrupt flag in

INT_TOP_2 register after next start-up. If the RESET_REG_MASK is set to masked in the OTP, the interrupt is

not generated. The mask bit change with I2C does not affect, because the RESET_REG_MASK bit is loaded

from OTP during reset sequence.

LP87332D bảng dữ liệu(PDF) 24 Page - Texas Instruments