ADN2811 datasheet(5/16 Pages) AD

5 / 16 page

REV. A

ADN2811

–5–

PIN CONFIGURATION

PIN 1

INDICATOR

TOP VIEW

ADN2811

THRADJ 1

VCC 2

VEE 3

VREF 4

PIN 5

NIN 6

SLICEP 7

SLICEN 8

VEE 9

LOL 10

XO1 11

XO2 12

36 VCC

35 VCC

34 VEE

33 VEE

32 NC

31 NC

30 RATE

29 VEE

28 VCC

27 VEE

26 VCC

25 CF2

NC = NO CONNECT

PIN FUNCTION DESCRIPTION

Pin No.

Mnemonic

Type

Description

THRADJ

LOS Threshold Setting Resistor

2, 26, 28, Pad

VCC

Analog Supply

3, 9, 16, 19, 22, 27, 29,

VEE

Ground

33, 34, 42, 43, 46

VREF

Internal VREF Voltage. Decouple to GND with 0.1

µF capacitor.

Differential Data Input. CML.

6NIN

Differential Data Input. CML.

SLICEP

Differential Slice Level Adjust Input

SLICEN

Differential Slice Level Adjust Input

LOL

Loss of Lock Indicator. LVTTL active high.

XO1

Crystal Oscillator

XO2

Crystal Oscillator

REFCLKN

Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS

(LVPECL, LVDS only at 155.52 MHz).

REFCLKP

Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS

(LVPECL, LVDS only at 155.52 MHz).

REFSEL

Reference Source Select. “0” = on-chip oscillator with external crystal;

“1” = external clock source, LVTTL.

TDINP

Differential Test Data Input

TDINN

Differential Test Data Input

20, 47

VCC

Digital Supply

CF1

Frequency Loop Capacitor

REFSEL1

Reference Frequency Select (See Table II) LVTTL.

REFSEL0

Reference Frequency Select (See Table II) LVTTL.

CF2

Frequency Loop Capacitor

RATE

Data Rate Select (See Table I) LVTTL.

31, 32

No Connect

35, 36

VCC

Output Driver Supply

DATAOUTN

Differential Retimed Data Output. CML.

DATAOUTP

Differential Retimed Data Output. CML.

SQUELCH

Disable Clock and Data Outputs. Active high. LVTTL.

CLKOUTN

Differential Recovered Clock Output. CML.

CLKOUTP

Differential Recovered Clock Output. CML.

BYPASS

Bypass CDR Mode. Active high. LVTTL.

SDOUT

Loss of Signal Detect Output. Active high. LVTTL.

LOOPEN

Enable Test Data Inputs. Active high. LVTTL.

Type: P = Power, AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output

ADN2811 bảng dữ liệu(PDF) 5 Page - Analog Devices

ADN2811 bảng dữ liệu(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL